# ＋5V，Serial－Input，Voltage－Output，16－Bit DACs 


#### Abstract

General Description The MAX541／MAX542 are serial－input，voltage－output， 16－bit digital－to－analog converters（DACs）that operate from a single +5 V supply．They provide 16 －bit perfor－ mance（ $\pm 1 \mathrm{LSB}$ INL and DNL）over temperature without any adjustments．The DAC output is unbuffered，result－ ing in a low supply current of 0.3 mA and a low offset error of 1LSB． The DAC output range is OV to $\mathrm{V}_{\text {REF }}$ ．For bipolar opera－ tion，matched scaling resistors are provided in the MAX542 for use with an external precision op amp （such as the MAX400），generating a $\pm$ VREF output swing．The MAX542 also includes Kelvin－sense con－ nections for the reference and analog ground pins to reduce layout sensitivity． A 16－bit serial word is used to load data into the DAC latch．The $10 \mathrm{MHz}, 3$－wire serial interface is compatible with SPITM／QSPITM／MICROWIRE ${ }^{\text {TM }}$ ，and it also interfaces directly with optocouplers for applications requiring isola－ tion．A power－on reset circuit clears the DAC output to OV （unipolar mode）when power is initially applied． The MAX541 is available in 8－pin plastic DIP and SO packages．The MAX542 is available in 14 －pin plastic DIP and SO packages．


Applications
High－Resolution Offset and Gain Adjustment Industrial Process Control

Automated Test Equipment
Data－Acquisition Systems
General Description

－Full 16－Bit Performance Without Adjustments
－+5 V Single－Supply Operation
－Low Power：1．5mW
－ $1 \mu \mathrm{~s}$ Settling Time
－Unbuffered Voltage Output Directly Drives 60k $\Omega$ Loads
－SPI／QSPI／MICROWIRE－Compatible Serial Interface
－Power－On Reset Circuit Clears DAC Output to OV （unipolar mode）
－Schmitt Trigger Inputs for Direct Optocoupler Interface

Ordering Information

| PART | TEMP．RANGE | PIN－PACKAGE | INL <br> （LSB） |
| :--- | :--- | :--- | :---: |
| MAX541ACPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP | $\pm 1$ |
| MAX541BCPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP | $\pm 2$ |
| MAX541CCPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP | $\pm 4$ |
| MAX541ACSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO | $\pm 1$ |
| MAX541BCSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO | $\pm 2$ |
| MAX541CCSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO | $\pm 4$ |

Ordering Information continued at end of data sheet．

Functional Diagrams


Functional Diagrams continued at end of data sheet．

SPI and QSPI are trademarks of Motorola，Inc．
MICROWIRE is a trademark of National Semiconductor Corp．

For free samples \＆the latest literature：http：／／www．maxim－ic．com，or phone 1－800－998－8800． For small orders，phone 1－800－835－8769．

## +5V, Serial-Input, Voltage-Output, 16-Bit DACs

## ABSOLUTE MAXIMUM RATINGS

| VDD to DGND | +6V |
| :---: | :---: |
| CS, SCLK, DIN, $\overline{\text { LDAC }}$ to DGND | -0.3V to +6V |
| REF, REFF, REFS to AGND | -0.3V to ( $\left.\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$ |
| AGND, AGNDF, AGNDS to DGN | ...-0.3V to +0.3V |
| OUT, INV to AGND, DGND | -0.3V to V DD |
| RFB to AGND, DGND. | -6V to +6V |
| Maximum Current into Any Pin. | 50 mA |
| Continuous Power Dissipation (T |  |
| 8-Pin Plastic DIP (derate 9.09m | ve $+70^{\circ} \mathrm{C}$ ).... 727 mW |
| 8-Pin SO (derate $5.88 \mathrm{~mW} /{ }^{\circ} \mathrm{C} \mathrm{ab}$ | $\left.{ }^{\circ} \mathrm{C}\right) . . . . . . . . . . . . . . .471 \mathrm{~mW}$ |


| 14-Pin Plastic DIP (derate $10.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots .800 \mathrm{~mW}$ <br> 14-Pin SO (derate $8.33 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ............... 667 mW |  |
| :---: | :---: |
| 14-Pin Ceramic SB (derate 10.00 | $+70^{\circ} \mathrm{C} . .800 \mathrm{~mW}$ |
| Operating Temperature Ranges |  |
| MAX541 _C_A/MAX542_C_D. | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MAX541_E_A/MAX542_E_D | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MAX542CMJD | .$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| ead Temperature (soldering | $+300^{\circ}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE-ANALOG SECTION ( $\mathrm{R}_{\mathrm{L}}=\infty$ ) |  |  |  |  |  |  |
| Resolution | N |  |  | 16 |  | Bits |
| Integral Nonlinearity | INL | $V \mathrm{DD}=5 \mathrm{~V}$ | MAX54_A |  | $\pm 0.5 \quad \pm 1.0$ | LSB |
|  |  |  | MAX54_B |  | $\pm 0.5 \pm 2.0$ |  |
|  |  |  | MAX54_C |  | $\pm 0.5 \pm 4.0$ |  |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  |  | $\pm 0.5 \quad \pm 1.0$ | LSB |
| Zero-Code Offset Error | ZSE | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\pm 1$ | LSB |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {Min }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | $\pm 2$ |  |
| Zero-Code Tempco | ZSTC | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | $\pm 0.05$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Gain Error (Note 1) |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\pm 5$ | LSB |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | $\pm 10$ |  |
| Gain-Error Tempco |  |  |  |  | $\pm 0.1$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| DAC Output Resistance | Rout | (Note 2) |  |  | 6.25 | k $\Omega$ |
| Bipolar Resistor Matching |  | MAX542 | RFB/Rinv |  | 1.0 |  |
|  |  |  | Ratio error |  | $\pm 0.015$ | \% |
| Bipolar Zero Offset Error |  | MAX542 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 10$ | LSB |
|  |  |  | $\mathrm{T}_{\text {A }}=$ TMIN to TMAX |  | $\pm 20$ |  |
| Bipolar Zero Tempco | BZSTC | MAX542 |  |  | $\pm 0.5$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection | PSR | $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V}$ |  |  | $\pm 1.0$ | LSB |
| REFERENCE INPUT |  |  |  |  |  |  |
| Reference Input Range | VREF | (Note 3) |  | 2.0 | 3.0 | V |
| Reference Input Resistance (Note 4) | Rref | Unipolar mode |  | 11.5 |  | k ת |
|  |  | MAX542, bipolar mode |  | 9.0 |  |  |
| DYNAMIC PERFORMANCE-ANALOG SECTION ( $\mathrm{R}_{\mathrm{L}}=\infty$, unipolar mode) |  |  |  |  |  |  |
| Voltage-Output Slew Rate | SR | $C L=10 p$ |  |  | 25 | V/us |
| Output Settling Time |  | to $\pm 1 / 2 L S B$ | 0pF |  | 1 | $\mu \mathrm{s}$ |

## +5V, Serial-Input, Voltage-Output, 16-Bit DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DAC Glitch Impulse |  | Major-carry transition | 10 |  | nVs |
| Digital Feedthrough |  | $\begin{aligned} & \text { Code }=0000 \text { hex; } \overline{C S}=V_{\text {DD }} ; \overline{\text { LDAC }}=0 ; \\ & \text { SCLK, DIN }=0 \text { to VDD levels } \end{aligned}$ | 10 |  | nVs |
| DYNAMIC PERFORMANCE-REFERENCE SECTION |  |  |  |  |  |
| Reference -3dB Bandwidth | BW | Code = FFFF hex | 1 |  | MHz |
| Reference Feedthrough |  | Code $=0000$ hex, VREF $=1 \mathrm{Vp}$-p at 100 kHz | 1 |  | mVp-p |
| Signal-to-Noise Ratio | SNR |  | 92 |  | dB |
| Reference Input Capacitance | Cin | Code $=0000$ hex | 75 |  | pF |
|  |  | Code $=$ FFFF hex | 120 |  |  |
| STATIC PERFORMANCE-DIGITAL INPUTS |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.4 |  | V |

TIMING CHARACTERISTICS
$\left(V_{D D}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{CMOS}\right.$ inputs, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Frequency | fCLK | ) |  |  | 10 | MHz |
| SCLK Pulse Width High | tch |  | 45 |  |  | ns |
| SCLK Pulse Width Low | tCL |  | 45 |  |  | ns |
| $\overline{\overline{C S}}$ Low to SCLK High Setup | tcsso |  | 45 |  |  | ns |
| $\overline{\mathrm{CS}}$ High to SCLK High Setup | tCSS1 |  | 45 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ Low Hold | tCSHO | (Note 6) | 30 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ High Hold | tcSH1 |  | 45 |  |  | ns |
| DIN to SCLK High Setup | tDs |  | 40 |  |  | ns |
| DIN to SCLK High Hold | tD H |  | 0 |  |  | ns |
| $\overline{\text { LDAC Pulse Width }}$ | tLDAC | MAX542 | 50 |  |  | ns |
| $\overline{\overline{C S}}$ High to $\overline{\text { LDAC }}$ Low Setup | tLDACS | MAX542 (Note 6) | 50 |  |  | ns |
| VDD High to $\overline{\mathrm{CS}}$ Low (power-up delay) |  |  |  | 20 |  | $\mu \mathrm{s}$ |

Note 1: Gain Error tested at $\mathrm{V}_{\text {REF }}=2.0 \mathrm{~V}, 2.5 \mathrm{~V}$, and 3.0V .
Note 2: Rout tolerance is typically $\pm 20 \%$.
Note 3: Min/max range guaranteed by gain-error test. Operation outside min/max limits will result in degraded performance.
Note 4: Reference input resistance is code dependent, minimum at 8555 hex.
Note 5: Slew-rate value is measured from $0 \%$ to $63 \%$.
Note 6: Guaranteed by design. Not production tested.

## +5V, Serial-Input, Voltage-Output, 16-Bit DACs

Typical Operating Characteristics $\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


vs. TEMPERATURE


INTEGRAL NONLINEARITY
vs. CODE


SUPPLY CURRENT vs. REFERENCE VOLTAGE


DIFFERENTIAL NONLINEARITY
vs. TEMPERATURE


DIFFERENTIAL NONLINEARITY
vs. CODE


ZERO-CODE OFFSET ERROR vs. TEMPERATURE


GAIN ERROR
vs. TEMPERATURE


REFERENCE CURRENT
vs. CODE


## +5V, Serial-Input, Voltage-Output, 16-Bit DACs

Typical Operating Characteristics (continued)


Pin Descriptions
MAX541

| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | OUT | DAC Output Voltage |
| 2 | AGND | Analog Ground |
| 3 | REF | Voltage Reference Input. Connect to external +2.5V reference. |
| 4 | $\overline{C S}$ | Chip-Select Input |
| 5 | SCLK | Serial Clock Input. Duty cycle must be between 40\% and 60\%. |
| 6 | DIN | Serial Data Input |
| 7 | DGND | Digital Ground |
| 8 | VDD | +5V Supply Voltage |

## +5V, Serial-Input, Voltage-Output, 16-Bit DACs

Pin Descriptions (continued)
MAX542

| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | RFB | FUNCTION |
| 2 | OUT | DAC Output Voltage |
| 3 | AGNDF | Analog Ground (force) |
| 4 | AGNDS | Analog Ground (sense) |
| 5 | REFS | Voltage Reference Input (sense). Connect REFS to external +2.5V reference. |
| 6 | REFF | Voltage Reference Input (force). Connect REFF to external +2.5V reference. |
| 7 | $\overline{\text { CS }}$ | Chip-Select Input |
| 8 | SCLK | Serial Clock Input. Duty cycle must be between 40\% and 60\%. |
| 10 | N.C. | No Connection. Not internally connected. |
| 11 | DIN | Serial Data Input |
| 12 | DGND | $\overline{\text { LDAC Input. A falling edge updates the internal DAC latch. }}$ |
| 13 | INV | Digital Ground |
| 14 | VDD | Junction of internal scaling resistors. Connect to external op amp's inverting input in <br> bipolar mode. |



Figure 1. Timing Diagram

## +5V, Serial-Input, Voltage-Output, 16-Bit DACs



Figure 2a. Typical Operating Circuit-Unipolar Output


Figure 2b. Typical Operating Circuit-Bipolar Output

## Detailed Description

The MAX541/MAX542 voltage-output, 16-bit digital-toanalog converters (DACs) offer full 16-bit performance with less than 1LSB integral linearity error and less than 1 LSB differential linearity error, thus ensuring monotonic performance. Serial data transfer minimizes the number of package pins required.
The MAX541/MAX542 are composed of two matched DAC sections, with a 12-bit inverted R-2R DAC forming the 12 LSBs and the 4 MSBs derived from 15 identically matched resistors. This architecture allows the lowest glitch energy to be transferred to the DAC output on
major-carry transitions. It also lowers the DAC output impedance by a factor of eight compared to a standard R-2R ladder, allowing unbuffered operation in mediumload applications.
The MAX542 provides matched bipolar offset resistors, which connect to an external op amp for bipolar output swings (Figure 2b). For optimum performance, the MAX542 also provides a set of Kelvin connections to the voltage-reference and analog-ground inputs.

## +5V, Serial-Input, Voltage-Output, 16-Bit DACs

## Digital Interface

The MAX541/MAX542's digital interface is a standard 3 -wire connection compatible with SPI/QSPI/ MICROWIRE interfaces. The chip-select input (CS) frames the serial data loading at the data-input pin (DIN). Immediately following CS's high-to-low transition, the data is shifted synchronously and latched into the input register on the rising edge of the serial clock input (SCLK). After 16 data bits have been loaded into the serial input register, it transfers its contents to the DAC latch on $\overline{\mathrm{CS}}$ 's low-to-high transition (Figure 3a). Note that if $\overline{\mathrm{CS}}$ is not kept low during the entire 16 SCLK cycles, data will be corrupted. In this case, reload the DAC latch with a new 16-bit word.
Alternatively, for the MAX542, $\overline{\text { LDAC allows the DAC }}$ latch to update asynchronously by pulling LDAC low after $\overline{\mathrm{CS}}$ goes high (Figure 3b). Hold $\overline{\text { LDAC high during }}$ the data-loading sequence.

## External Reference

The MAX541/MAX542 operate with external voltage references from 2 V to 3 V . The reference voltage determines the DAC's full-scale output voltage. Kelvin connections are provided with the MAX542 for optimum performance.

Power-On Reset
The MAX541/MAX542 have a power-on reset circuit to set the DAC's output to $0 V$ in unipolar mode when VDD is first applied. This ensures that unwanted DAC output voltages will not occur immediately following a system power-up, such as after a loss of power. In bipolar mode, the DAC output is set to -VREF.


Figure 3a. MAX541/MAX542 3-Wire Interface Timing Diagram ( $\overline{L D A C}=D G N D$ for MAX542)


Figure 3b. MAX542 4-Wire Interface Timing Diagram

# +5V, Serial-Input, Voltage-Output, 16-Bit DACs 

Applications Information

Reference and Analog Ground Inputs
The MAX541/MAX542 operate with external voltage references from 2 V to 3 V , and maintain 16-bit performance if certain guidelines are followed when selecting and applying the reference. Ideally, the reference's temperature coefficient should be less than $0.4 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ to maintain 16 -bit accuracy to within 1 LSB over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial temperature range. Since this converter is designed as an inverted R-2R voltage-mode DAC, the input resistance seen by the voltage reference is code-dependent. The worst-case inputresistance variation is from $11.5 \mathrm{k} \Omega$ (at code 8555 hex) to $200 \mathrm{k} \Omega$ (at code 0000 hex). The maximum change in load current for a 2.5 V reference is $2.5 \mathrm{~V} / 11.5 \mathrm{k} \Omega=217 \mu \mathrm{~A}$; therefore, the required load regulation is $7 \mathrm{ppm} / \mathrm{mA}$ for a maximum error of 0.1 LSB . This implies a reference output impedance of less than $18 \mathrm{~m} \Omega$. In addition, the impedance of the signal path from the voltage reference to the reference input must be kept low because it contributes directly to the load-regulation error.
The requirement for a low-impedance voltage reference is met with capacitor bypassing at the reference inputs and ground. A $0.1 \mu \mathrm{~F}$ ceramic capacitor with short leads between REFF and AGNDF (MAX542), or REF and AGND (MAX541), provides high-frequency bypassing. A surface-mount ceramic chip capacitor is preferred because it has the lowest inductance. An additional $10 \mu F$ between REFF and AGNDF (MAX542), or REF and AGND (MAX541), provides low-frequency bypassing. A low-ESR tantalum, film, or organic semiconductor capacitor works well. Leaded capacitors are acceptable because impedance is not as critical at lower frequencies. The circuit can benefit from even larger bypassing capacitors, depending on the stability of the external reference with capacitive loading. If separate force and sense lines are not used, tie the appropriate force and sense pins together close to the package.
AGND must also be low impedance, as load-regulation errors will be introduced by excessive AGND resistance. As in all high-resolution, high-accuracy applications, separate analog and digital ground planes yield the best results. Tie DGND to AGND at the AGND pin to form the "star" ground for the DAC system. Always refer remote DAC loads to this system ground for the best possible performance.


#### Abstract

Unbuffered Operation Unbuffered operation reduces power consumption as well as offset error contributed by the external output buffer. The R-2R DAC output is available directly at OUT, allowing 16-bit performance from +VREF to AGND without degradation at zero scale. The DAC's output impedance is also low enough to drive medium loads ( $R_{L}>60 \mathrm{k} \Omega$ ) without degradation of INL or DNL; only the gain error is increased by externally loading the DAC output.


External Output Buffer Amplifier
The requirements on the external output buffer amplifier change whether the DAC is used in the unipolar or bipolar mode of operation. In unipolar mode, the output amplifier is used in a voltage-follower connection. In bipolar mode (MAX542 only), the amplifier operates with the internal scaling resistors (Figure 2b). In each mode, the DAC's output resistance is constant and is independent of input code; however, the output amplifier's input impedance should still be as high as possible to minimize gain errors. The DAC's output capacitance is also independent of input code, thus simplifying stability requirements on the external amplifier.
In bipolar mode, a precision amplifier operating with dual power supplies (such as the MAX400) provides the $\pm$ VREF output range. In single-supply applications, precision amplifiers with input common-mode ranges including AGND are available; however, their output swings do not normally include the negative rail (AGND) without significant degradation of performance. A single-supply op amp, such as the MAX495, is suitable if the application does not use codes near zero.
Since the LSBs for a 16-bit DAC are extremely small $(38.15 \mu \mathrm{~V}$ for V REF $=2.5 \mathrm{~V})$, pay close attention to the external amplifier's input specification. The input offset voltage can degrade the zero-scale error and might require an output offset trim to maintain full accuracy if the offset voltage is greater than 1/2LSB. Similarly, the input bias current multiplied by the DAC output resistance (typically $6.25 \mathrm{k} \Omega$ ) contributes to the zero-scale error. Temperature effects also must be taken into consideration. Over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial temperature range, the offset voltage temperature coefficient (referenced to $+25^{\circ} \mathrm{C}$ ) must be less than $0.42 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ to add less than $1 / 2 \mathrm{LSB}$ of zero-scale error. The external amplifier's input resistance forms a resistive divider with the DAC output resistance, which results in a gain error.

## +5V, Serial-Input, Voltage-Output, 16-Bit DACs

To contribute less than $1 / 2$ LSB of gain error, the input resistance typically must be greater than:

$$
6.25 \mathrm{k} \Omega \div \frac{1}{2}\left[\frac{1}{2^{16}}\right]=819 \mathrm{M} \Omega
$$

The settling time is affected by the buffer input capacitance, the DAC's output capacitance, and PC board capacitance. The typical DAC output voltage settling time is $1 \mu \mathrm{~s}$ for a full-scale step. Settling time can be significantly less for smaller step changes. Assuming a single time-constant exponential settling response, a full-scale step takes 12 time constants to settle to within $1 / 2$ LSB of the final output voltage. The time constant is equal to the DAC output resistance multiplied by the total output capacitance. The DAC output capacitance is typically 10pF. Any additional output capacitance will increase the settling time.
The external buffer amplifier's gain-bandwidth product is important because it increases the settling time by adding another time constant to the output response. The effective time constant of two cascaded systems, each with a single time-constant response, is approximately the root square sum of the two time constants. The DAC output's time constant is $1 \mu \mathrm{~s} / 12=83 \mathrm{~ns}$, ignoring the effect of additional capacitance. If the time constant of an external amplifier with 1 MHz bandwidth is $1 / 2 \pi(1 \mathrm{MHz})=159 \mathrm{~ns}$, then the effective time constant of the combined system is:

$$
\sqrt{\left[(83 n s)^{2}+(159 n s)^{2}\right]}=180 n s
$$

This suggests that the settling time to within $1 / 2$ LSB of the final output voltage, including the external buffer amplifier, will be approximately $12 \cdot 180 \mathrm{~ns}=2.15 \mu \mathrm{~s}$.

## Digital Inputs and Interface Logic

The digital interface for the 16-bit DAC is based on a 3 -wire standard that is compatible with SPI, QSPI, and MICROWIRE interfaces. The three digital inputs ( $\overline{\mathrm{CS}}$, DIN, and SCLK) load the digital input data serially into the DAC. $\overline{\text { LDAC }}$ (MAX542) updates the DAC output asynchronously.
All of the digital inputs include Schmitt-trigger buffers to accept slow-transition interfaces. This means that optocouplers can interface directly to the MAX541/MAX542 without additional external logic. The digital inputs are compatible with TTL/CMOS-logic levels.

## Unipolar Configuration

Figure 2a shows the MAX541/MAX542 configured for unipolar operation with an external op amp. The op amp is set for unity gain, and Table 1 lists the codes for this circuit.

Bipolar Configuration
Figure 2b shows the MAX542 configured for bipolar operation with an external op amp. The op amp is set for unity gain with an offset of $-1 / 2 V_{\text {REF }}$. Table 2 lists the offset binary codes for this circuit.

## Power-Supply Bypassing and Ground Management

For optimum system performance, use PC boards with separate analog and digital ground planes. Wire-wrap boards are not recommended. Connect the two ground planes together at the low-impedance power-supply source. Connect DGND and AGND together at the IC. The best ground connection can be achieved by connecting the DAC's DGND and AGND pins together and connecting that point to the system analog ground plane. If the DAC's DGND is connected to the system digital ground, digital noise may get through to the DAC's analog portion.
Bypass VDD with a $0.1 \mu \mathrm{~F}$ ceramic capacitor connected between VDD and AGND. Mount it with short leads close to the device. Ferrite beads can also be used to further isolate the analog and digital power supplies.

Table 1. Unipolar Code Table

| DAC LATCH CONTENTS | ANALOG OUTPUT, V OUT |
| :--- | :--- |
| MSB |  |
| 1111111111111111 | $V_{\text {REF }} \cdot(65,535 / 65,536)$ |
| 1000000000000000 | $V_{\text {REF }} \cdot(32,768 / 65,536)=1 / 2$ V REF |
| 0000000000000001 | $V_{\text {REF }} \cdot(1 / 65,536)$ |
| 0000000000000000 | OV |

Table 2. Bipolar Code Table

| DAC LATCH CONTENTS | ANALOG OUTPUT, Vout |
| :--- | :--- |
| MSB | LSB |
| 1111111111111111 | $+V_{\text {REF }} \cdot(32,767 / 32,768)$ |
| 1000000000000001 | $+V_{\text {REF }} \cdot(1 / 32,768)$ |
| 1000000000000000 | OV |
| 0111111111111111 | $-V_{\text {REF }} \cdot(1 / 32,768)$ |
| 0000000000000000 | $-V_{\text {REF }} \cdot(32,768 / 32,768)=-$ V REF |

## +5V, Serial-Input, Voltage-Output, 16-Bit DACs

## Ordering Information (continued)

| PART | TEMP. RANGE | PIN-PACKAGE | INL <br> (LSB) |
| :--- | :--- | :--- | :---: |
| MAX541AEPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP | $\pm 1$ |
| MAX541BEPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP | $\pm 2$ |
| MAX541CEPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP | $\pm 4$ |
| MAX541AESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO | $\pm 1$ |
| MAX541BESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO | $\pm 2$ |
| MAX541CESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO | $\pm 4$ |
| MAX542ACPD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 Plastic DIP | $\pm 1$ |
| MAX542BCPD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 Plastic DIP | $\pm 2$ |
| MAX542CCPD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 Plastic DIP | $\pm 4$ |
| MAX542ACSD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 SO | $\pm 1$ |
| MAX542BCSD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 SO | $\pm 2$ |
| MAX542CCSD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 SO | $\pm 4$ |
| MAX542BC/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* | $\pm 2$ |
| MAX542AEPD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 Plastic DIP | $\pm 1$ |
| MAX542BEPD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 Plastic DIP | $\pm 2$ |
| MAX542CEPD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 Plastic DIP | $\pm 4$ |
| MAX542AESD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 SO | $\pm 1$ |
| MAX542BESD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 SO | $\pm 2$ |
| MAX542CESD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 SO | $\pm 4$ |
| MAX542CMJD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 Ceramic SB** | $\pm 4$ |

*Dice are tested at $T_{A}=+25^{\circ} \mathrm{C}, D C$ parameters only.
**Contact factory for availability.

Functional Diagrams (continued)


Chip Information
TRANSISTOR COUNT: 2209
SUBSTRATE CONNECTED TO DGND

## ＋5V，Serial－Input，Voltage－Output，16－Bit DACs



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product．No circuit patent licenses are implied．Maxim reserves the right to change the circuitry and specifications without notice at any time．

