## 13－Bit Differential Input，Low Power A／D Converter with SPI ${ }^{\text {TM }}$ Serial Interface

## Features

－Full Differential Inputs
－$\pm 1$ LSB max DNL
－$\pm 1$ LSB max INL（MCP3301－B）
－$\pm 2$ LSB max INL（MCP3301－C）
－Single supply operation： 2.7 V to 5.5 V
－ 100 ksps sampling rate with 5 V supply voltage
－ 50 ksps sampling rate with 2.7 V supply voltage
－ 50 nA typical standby current， $1 \mu \mathrm{~A}$ max
－ $450 \mu \mathrm{~A}$ max active current at 5 V
－Industrial temp range：$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
－8－pin MSOP，PDIP and SOIC packages
－MXDEV ${ }^{\text {TM }}$ Evaluation kit available

## Applications

－Remote Sensors
－Battery Operated Systems
－Transducer Interface

## Package Types

## MSOP，PDIP，SOIC



## General Description

The Microchip Technology Inc．MCP3301 13－bit A／D converter features full differential inputs and low power consumption in a small package that is ideal for battery powered systems and remote data acquisition applications．
Incorporating a successive approximation architecture with on－board sample and hold circuitry，this 13－bit A／ D converter is specified to have $\pm 1$ LSB Differential Nonlinearity（DNL）and $\pm 1$ LSB Integral Nonlinearity （INL）for B－grade devices and $\pm 2$ LSB for C－grade devices．The industry－standard SPI ${ }^{T M}$ serial interface enables 13－bit A／D converter capability to be added to any $\mathrm{PIC}^{\circledR}$ microcontroller．
The MCP3301 features a low current design that per－ mits operation with typical standby and active currents of only 50 nA and $300 \mu \mathrm{~A}$ ，respectively．The device operates over a broad voltage range of 2.7 V to 5.5 V and is capable of conversion rates of up to 100 ksps ． The reference voltage can be varied from 400 mV to 5 V ，yielding input－referred resolution between $98 \mu \mathrm{~V}$ and 1.22 mV ．
The MCP3301 is available in 8－pin PDIP， 150 mil SOIC and MSOP packages．The full differential inputs of this device enable a wide variety of signals to be used in applications such as remote data acquisition，portable instrumentation and battery operated applications．

> 勝 特 力 材 料 $886-3-5753170$
> 胜特力电子(上海) $86-21-54151736$
> 胜特力电子(深圳) $86-755^{-}-83298787$
> Http://www. 100 y. com. tw

Functional Block Diagram


勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－54151736胜特力电子（深圳）86－755－83298787 Http：／／www． 100 y．com．tw

### 1.0 ELECTRICAL CHARACTERISTICS

## Maximum Ratings＊

$V_{D D}$ 7．0V
All inputs and outputs w．r．t． $\mathrm{V}_{\mathrm{SS}} \ldots \ldots . .-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temp．with power applied ．．．．．$-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Maximum Junction Temperature
$150^{\circ} \mathrm{C}$
ESD protection on all pins（HBM）． $\qquad$ $>4 \mathrm{kV}$
＊Notice：Stresses above those listed under＂Maximum rat－ ings＂may cause permanent damage to the device．This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied．Expo－ sure to maximum rating conditions for extended periods may affect device reliability．

## PIN FUNCTION TABLE

| Name | Function |
| :--- | :--- |
| $\mathrm{V}_{\text {REF }}$ | Reference Voltage Input |
| IN（＋） | Positive Analog Input |
| IN（－） | Negative Analog Input |
| $\mathrm{V}_{\text {SS }}$ | Ground |
| $\overline{\mathrm{CS}} /$ SHDN | Chip Select／Shutdown Input |
| $\mathrm{D}_{\text {OUT }}$ | Serial Data Out |
| CLK | Serial Clock |
| $\mathrm{V}_{\text {DD }}$ | +2.7 V to 5．5V Power Supply |

## ELECTRICAL SPECIFICATIONS

Electrical Characteristics：Unless otherwise noted，all parameters apply at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ ，and $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ ．Full differential input configuration（Figure 3－4）with fixed common mode voltage of 2.5 V ．All parameters apply over temperature with $\mathrm{T}_{\text {AMB }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$（Note 7）．Conversion speed（ f SAMPLE）is 100 ksps with $\mathrm{f}_{\text {CLK }}=17^{\star} \mathrm{f}_{\text {SAMPLE }}$

| Parameter | Symbol | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Rate |  |  |  |  |  |  |
| Maximum Sampling Frequency | $\mathrm{f}_{\text {SAMPLE }}$ |   100 <br> - - 50 |  |  | $\begin{aligned} & \hline \text { ksps } \\ & \text { ksps } \end{aligned}$ | Note 8 |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.35 \mathrm{~V}$ |
| Conversion Time | ${ }^{\text {t Conv }}$ |  | 13 |  |  | $\begin{gathered} \text { CLK } \\ \text { periods } \end{gathered}$ |  |
| Acquisition Time | $t_{\text {ACQ }}$ |  | 1.5 |  | CLK periods |  |
| DC Accuracy |  |  |  |  |  |  |
| Resolution |  | 12 data bits＋sign |  |  | bits |  |
| Integral Nonlinearity | INL | － | $\begin{gathered} \pm 0.5 \\ \pm 1 \end{gathered}$ | $\begin{aligned} & \pm 1 \\ & \pm 2 \end{aligned}$ | LSB | MCP3301－B <br> MCP3301－C |
| Differential Nonlinearity | DNL | － | $\pm 0.5$ | $\pm 1$ | LSB | Monotonic with no missing codes over temperature |
| Positive Gain Error |  | －3 | －0．75 | ＋2 | LSB |  |
| Negative Gain Error |  | －3 | －0．5 | ＋2 | LSB |  |
| Offset Error |  | －3 | ＋3 | ＋6 | LSB |  |
| Dynamic Performance |  |  |  |  |  |  |
| Total Harmonic Distortion | THD | － | －91 | － | dB | Note 3 |
| Signal to Noise and Distortion | SINAD | － | 78 | － | dB | Note 3 |
| Spurious Free Dynamic Range | SFDR | － | 92 | － | dB | Note 3 |
| Common－Mode Rejection | CMRR | － | 79 | － | dB | Note 6 |
| Power Supply Rejection | PSR | － | 74 | － | dB | Note 4 |

Note 1：This specification is established by characterization and not $100 \%$ tested．
2：See characterization graphs that relate converter performance to $\mathrm{V}_{\text {REF }}$ level．
3： $\mathrm{V}_{\mathrm{IN}}=0.1 \mathrm{~V}$ to $4.9 \mathrm{~V} @ 1 \mathrm{kHz}$ ．
4： $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{VDC} \pm 500 \mathrm{mV}_{\mathrm{P}-\mathrm{P}} @ 1 \mathrm{kHz}$ ，see test circuit Figure 3－3．
5：Maximum clock frequency specification must be met．
6： $\mathrm{V}_{\text {REF }}=400 \mathrm{mV}, \mathrm{V}_{\text {IN }}=0.1 \mathrm{~V}$ to $4.9 \mathrm{~V} @ 1 \mathrm{kHz}$
7：MSOP devices are only specified at $25^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$ ．
8：For slow sample rates，see Section 6．2．1 for limitations on clock frequency．

## ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise noted, all parameters apply at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$. Full differential input configuration (Figure 3-4) with fixed common mode voltage of 2.5 V . All parameters apply over temperature with
$\mathrm{T}_{\text {AMB }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 7). Conversion speed ( $\mathrm{f}_{\text {SAMPLE }}$ ) is 100 ksps with $\mathrm{f}_{\mathrm{CLK}}=17^{*} \mathrm{f}_{\text {SAMPLE }}$

| Parameter | Symbol | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Input |  |  |  |  |  |  |
| Voltage Range |  | 0.4 | - | $V_{\text {D }}$ | V | Note 2 |
| Current Drain |  | 二 | $\begin{aligned} & 100 \\ & 0.001 \end{aligned}$ | $\begin{gathered} 150 \\ 3 \end{gathered}$ | $\underset{\mu \mathrm{A}}{\mu \mathrm{~A}}$ | $\overline{C S}=V_{D D}=5 \mathrm{~V}$ |
| Analog Inputs |  |  |  |  |  |  |
| Full-Scale Input Span | $\operatorname{IN}(+)-\operatorname{IN}(-)$ | $-\mathrm{V}_{\text {REF }}$ | - | $\mathrm{V}_{\text {REF }}$ | V |  |
| Absolute Input Voltage | $\mathrm{IN}(+)$ | -0.3 | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
|  | IN(-) | -0.3 | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| Leakage Current |  | - | 0.001 | $\pm 1$ | $\mu \mathrm{A}$ |  |
| Switch Resistance | $\mathrm{R}_{\mathrm{S}}$ | - | 1 | - | $\mathrm{k} \Omega$ | See Figure 6-3 |
| Sample Capacitor | $\mathrm{C}_{\text {SAMPLE }}$ | - | 25 | - | pF | See Figure 6-3 |
| Digital Input/Output |  |  |  |  |  |  |
| Data Coding Format |  | Binary Two's Complement |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{1+}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |  |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | - | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | 4.1 | - | - | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |
| Low Level Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |
| Input Leakage Current | $\mathrm{I}_{\mathrm{LI}}$ | -10 | - | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {DD }}$ |
| Output Leakage Current | $\mathrm{I}_{\mathrm{L}}$ | -10 | - | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {DD }}$ |
| Pin Capacitance | $\mathrm{C}_{\text {IN }}, \mathrm{C}_{\text {OUT }}$ | - | - | 10 | pF | $\mathrm{T}_{\text {AMB }}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, Note 1 |
| Timing Specifications |  |  |  |  |  |  |
| Clock Frequency (Note 8) | $\mathrm{f}_{\text {cLK }}$ | $\begin{aligned} & 0.085 \\ & 0.085 \end{aligned}$ | - | $\begin{gathered} 1.7 \\ 0.85 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=100 \mathrm{ksps}$ <br> $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=50 \mathrm{ksps}$ |
| Clock High Time | $\mathrm{t}_{\mathrm{H}}$ | 275 | - | - | ns | Note 5 |
| Clock Low Time | $\mathrm{t}_{\mathrm{LO}}$ | 275 | - | - | ns | Note 5 |
| $\overline{\text { CS Fall To First Rising CLK Edge }}$ | $\mathrm{t}_{\text {sucs }}$ | 100 | - | - | ns |  |
| CLK Fall To Output Data Valid | $\mathrm{t}_{\mathrm{D}}$ | - | - | $\begin{aligned} & \hline 125 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, see Figure 3-1 <br> $V_{D D}=2.7 \mathrm{~V}$, see Figure 3-1 |
| CLK Fall To Output Enable | $\mathrm{t}_{\mathrm{EN}}$ | - | - | $\begin{aligned} & \hline 125 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, see Figure 3-1 <br> $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$, see Figure 3-1 |
| $\overline{\overline{C S}}$ Rise To Output Disable | $\mathrm{t}_{\text {DIS }}$ | - | - | 100 | ns | See test circuits, Figure 3-1 <br> (Note 1) |
| $\overline{\overline{C S}}$ Disable Time | $\mathrm{t}_{\text {cSH }}$ | 580 | - | - | ns |  |
| $\mathrm{D}_{\text {out }}$ Rise Time | $\mathrm{t}_{\mathrm{R}}$ | - | - | 100 | ns | See test circuits, Figure 3-1; Note 1 |
| $\mathrm{D}_{\text {Out }}$ Fall Time | $\mathrm{t}_{\mathrm{F}}$ | - | - | 100 | ns | See test circuits, Figure 3-1; Note 1 |

Note 1: This specification is established by characterization and not $100 \%$ tested.
2: See characterization graphs that relate converter performance to $\mathrm{V}_{\text {REF }}$ level.
3: $\mathrm{V}_{\mathrm{IN}}=0.1 \mathrm{~V}$ to $4.9 \mathrm{~V} @ 1 \mathrm{kHz}$.
4: $V_{D D}=5 V D C \pm 500 \mathrm{mV} V_{\text {P-p }} @ 1 \mathrm{kHz}$, see test circuit Figure 3-3.
5: Maximum clock frequency specification must be met.
6: $\mathrm{V}_{\text {REF }}=400 \mathrm{mV}, \mathrm{V}_{\text {IN }}=0.1 \mathrm{~V}$ to $4.9 \mathrm{~V} @ 1 \mathrm{kHz}$
7: MSOP devices are only specified at $25^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$.
8: For slow sample rates, see Section 6.2.1 for limitations on clock frequency.

## ELECTRICAL SPECIFICATIONS（CONTINUED）

Electrical Characteristics：Unless otherwise noted，all parameters apply at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ ，and $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ ．Full differential input configuration（Figure 3－4）with fixed common mode voltage of 2.5 V ．All parameters apply over temperature with
$\mathrm{T}_{\text {AMB }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$（Note 7）．Conversion speed（f fAMPLE ）is 100 ksps with $\mathrm{f}_{\text {CLK }}=17^{*} \mathrm{f}_{\text {SAMPLE }}$

| Parameter | Symbol | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Requirements |  |  |  |  |  |  |
| Operating Voltage | $V_{D D}$ | 2.7 | － | 5.5 | V |  |
| Operating Current | $\mathrm{I}_{\mathrm{DD}}$ | － | $\begin{aligned} & \hline 300 \\ & 200 \end{aligned}$ | $450$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {REF }}=5 \mathrm{~V}, \mathrm{D}_{\text {OUT }}$ unloaded <br> $V_{D D}, V_{\text {REF }}=2.7 \mathrm{~V}, D_{\text {OUT }}$ unloaded |
| Standby Current | $\mathrm{I}_{\text {DDS }}$ | － | 0.05 | 1 | $\mu \mathrm{A}$ | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| Temperature Ranges |  |  |  |  |  |  |
| Specified Temperature Range | $\mathrm{T}_{\text {A }}$ | －40 | － | ＋85 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | －40 | － | ＋85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | －65 | － | ＋150 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal Package Resistance |  |  |  |  |  |  |
| Thermal Resistance，8L－MSOP | $\theta_{\text {JA }}$ | － | 206 | － | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Thermal Resistance，8L－PDIP | $\theta_{J A}$ | － | 85 | － | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Thermal Resistance，8L－SOIC | $\theta_{\mathrm{JA}}$ | － | 163 | － | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

Note 1：This specification is established by characterization and not $100 \%$ tested．
2：See characterization graphs that relate converter performance to $\mathrm{V}_{\text {REF }}$ level．
3： $\mathrm{V}_{\mathrm{IN}}=0.1 \mathrm{~V}$ to $4.9 \mathrm{~V} @ 1 \mathrm{kHz}$ ．
4： $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{VDC} \pm 500 \mathrm{mV} \mathrm{P}_{\text {P－p }} @ 1 \mathrm{kHz}$ ，see test circuit Figure 3－3．
5：Maximum clock frequency specification must be met．
6： $\mathrm{V}_{\text {REF }}=400 \mathrm{mV}, \mathrm{V}_{\mathbb{I N}}=0.1 \mathrm{~V}$ to $4.9 \mathrm{~V} @ 1 \mathrm{kHz}$
7：MSOP devices are only specified at $25^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$ ．
8：For slow sample rates，see Section 6．2．1 for limitations on clock frequency．


FIGURE 1－1：Timing Parameters

> 勝 特 力 材 料 $886-3-5753170$胜特力电子(上海) $86-21-54151736$胜特力电子(深圳) $86^{-}-755-83298787$
> Http: //www. 100 y. com. tw

## MCP3301

### 2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$, Full differential input configuration, $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, $f_{\text {SAMPLE }}=100 \mathrm{ksps}, \mathrm{f}_{\mathrm{CLK}}=17^{*} \mathrm{f}_{\text {SAMPLE }}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


FIGURE 2-1:
Integral Nonlinearity (INL)
vs. Sample Rate.


FIGURE 2-2: Integral Nonlinearity (INL)
vs. $V_{\text {REF }}$.


FIGURE 2-3: Integral Nonlinearity (INL) vs. Code (Representative Part).


FIGURE 2-4: Integral Nonlinearity (INL) $v s$. Sample Rate ( $V_{D D}=2.7 \mathrm{~V}$ ).


FIGURE 2-5: Integral Nonlinearity (INL) vs. $V_{\text {REF }}\left(V_{D D}=2.7 V\right)$.


FIGURE 2-6: Integral Nonlinearity (INL) vs. Code (Representative Part, $V_{D D}=2.7 \mathrm{~V}$ ).

Note：Unless otherwise indicated， $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$ ，Full differential input configuration， $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ ， $f_{\text {SAMPLE }}=100 \mathrm{ksps}, \mathrm{f}_{\mathrm{CLK}}=17^{*} \mathrm{f}_{\text {SAMPLE }}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．


FIGURE 2－7：Integral Nonlinearity（INL） vs．Temperature．


FIGURE 2－8：Differential Nonlinearity （DNL）vs．Sample Rate．


FIGURE 2－9：Differential Nonlinearity


FIGURE 2－10：Integral Nonlinearity（INL） vs．Temperature（ $V_{D D}=2.7 \mathrm{~V}$ ）．


FIGURE 2－11：Differential Nonlinearity （ $D N L$ ）vs．Sample Rate（ $V_{D D}=2.7 \mathrm{~V}$ ）．


FIGURE 2－12：Differential Nonlinearity （ $D N L$ ）vs．$V_{R E F}\left(V_{D D}=2.7 \mathrm{~V}\right)$ ．
（DNL）vs．$V_{\text {REF }}$ ．

勝 特 力 材 料 886－3－5753170
胜特力电子（上海）86－21－54151736
胜特力电子（深圳）86－755－83298787
Http：／／www．100y．com．tw

## MCP3301

Note：Unless otherwise indicated， $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$ ，Full differential input configuration， $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ ， $f_{\text {SAMPLE }}=100 \mathrm{ksps}, \mathrm{f}_{\mathrm{CLK}}=17^{*} \mathrm{f}_{\text {SAMPLE }}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．


FIGURE 2－13：Differential Nonlinearity （DNL）vs．Code（Representative Part）．


FIGURE 2－14：Differential Nonlinearity （DNL）vs．Temperature．


FIGURE 2－15：Positive Gain Error vs．VREF．


FIGURE 2－16：Differential Nonlinearity （DNL）vs．Code（Representative Part， $V_{D D}=2.7 \mathrm{~V}$ ）．


FIGURE 2－17：Differential Nonlinearity （ $D N L$ ）vs．Temperature（ $V_{D D}=2.7 \mathrm{~V}$ ）


FIGURE 2－18：Offset Error vs．$V_{\text {REF }}$ ．

Note：Unless otherwise indicated， $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$ ，Full differential input configuration， $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ ， $f_{\text {SAMPLE }}=100 \mathrm{ksps}, \mathrm{f}_{\mathrm{CLK}}=17^{*} \mathrm{f}_{\text {SAMPLE }}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．


FIGURE 2－19：Positive Gain Error vs．
Temperature．


FIGURE 2－20：Signal to Noise Ratio（SNR） vs．Input Frequency．


FIGURE 2－21：Total Harmonic Distortion （THD）vs．Input Frequency．


FIGURE 2－22：Offset Error vs．
Temperature．


FIGURE 2－23：Signal to Noise and Distortion（SINAD）vs．Input Frequency．


FIGURE 2－24：Signal to Noise and Distortion（SINAD）vs．Input Signal Level．

Http：／／www． 100 y．com．tw

## MCP3301

Note：Unless otherwise indicated， $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$ ，Full differential input configuration， $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ ， $\mathrm{f}_{\text {SAMPLE }}=100 \mathrm{ksps}, \mathrm{f}_{\mathrm{CLK}}=17^{*} \mathrm{f}$ SAMPLE, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．


FIGURE 2－25：Effective Number of Bits （ENOB）vs．$V_{\text {REF }}$ ．


FIGURE 2－26：Spurious Free Dynamic Range（SFDR）vs．Input Frequency．


FIGURE 2－27：Frequency Spectrum of 10 kHz Input（Representative Part）．

勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－54151736胜特力电子（深圳）86－755－83298787

Http：／／www． 100 y ．com．tw


FIGURE 2－28：Effective Number of Bits （ENOB）vs．Input Frequency．


FIGURE 2－29：Power Supply Rejection
（PSR）vs．Ripple Frequency．


FIGURE 2－30：Frequency Spectrum of 1 kHz Input（Representative Part，$V_{D D}=2.7 \mathrm{~V}$ ）．

Note：Unless otherwise indicated， $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$ ，Full differential input configuration， $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ ， $f_{\text {SAMPLE }}=100 \mathrm{ksps}, \mathrm{f}_{\mathrm{CLK}}=17^{*} \mathrm{f}_{\text {SAMPLE }}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．


FIGURE 2－31：$\quad I_{D D} v s . V_{D D}$ ．


FIGURE 2－32：$\quad I_{D D}$ vs．Sample Rate．


FIGURE 2－33：$\quad I_{D D}$ vs．Temperature．


FIGURE 2－34：$\quad I_{\text {REF }} v s . V_{D D}$ ．


FIGURE 2－35：$\quad I_{\text {REF }}$ vs．Sample Rate．


FIGURE 2－36：$\quad I_{\text {REF }}$ vs．Temperature．

勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－54151736胜特力电子（深圳）86－755－83298787

Http：／／www．100y．com．tw

## MCP3301

Note：Unless otherwise indicated， $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$ ，Full differential input configuration， $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ ， $f_{\text {SAMPLE }}=100 \mathrm{ksps}, \mathrm{f}_{\mathrm{CLK}}=17^{*} \mathrm{f}_{\text {SAMPLE }}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．


FIGURE 2－37：$\quad I_{D D S} v s . V_{D D}$ ．


FIGURE 2－38：$\quad I_{D D S}$ vs．Temperature．


FIGURE 2－39：Negative Gain Error vs．
Reference Voltage．


FIGURE 2－40：Negative Gain Error vs． Temperature．


FIGURE 2－41：Common Mode Rejection vs．Frequency．

勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－54151736胜特力电子（深圳）86－755－83298787

Http：／／www． 100 y ．com．tw

## 3．0 TEST CIRCUITS



FIGURE 3－1：$\quad$ Load circuit for $T_{R}, T_{F}, T_{D O}$


FIGURE 3－2：Load circuit for $T_{D I S}$ and $T_{E N}$ ．


FIGURE 3－3：Power Supply Sensitivity Test Circuit（PSRR）．


FIGURE 3－4：Full Differential Test Configuration Example．


FIGURE 3－5：Pseudo Differential Test Configuration Example．

## 4．0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 4－1．
TABLE 4－1：PIN FUNCTION TABLE．

| Name | Function |
| :--- | :--- |
| $\mathrm{V}_{\text {REF }}$ | Reference Voltage Input |
| $\mathrm{IN}(+)$ | Positive Analog Input |
| $\mathrm{IN}(-)$ | Negative Analog Input |
| $\mathrm{V}_{\text {SS }}$ | Ground |
| $\overline{\mathrm{CS}} /$ SHDN | Chip Select $/$ Shutdown Input |
| $\mathrm{D}_{\text {OUT }}$ | Serial Data Out |
| CLK | Serial Clock |
| $\mathrm{V}_{\text {DD }}$ | +2.7 V to 5．5V Power Supply |

## $4.1 \quad$ Voltage Reference（ $\mathrm{V}_{\text {REF }}$ ）

This input pin provides the reference voltage for the device，which determines the maximum range of the analog input signal and the LSB size．
The LSB size is determined by the equation shown below．As the reference input is reduced，the LSB size is reduced accordingly．

## EQUATION

$$
\text { LSB Size }=\frac{2 \times V_{\text {REF }}}{8192}
$$

When using an external voltage reference device，the system designer should always refer to the manufac－ turer＇s recommendations for circuit layout．Any instabil－ ity in the operation of the reference device will have a direct effect on the accuracy of the ADC conversion results．

## $4.2 \quad \mathrm{IN}(+)$

Positive analog input．This pin has an absolute voltage range of $\mathrm{V}_{\mathrm{SS}^{-}} 0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ．The full scale input range is defined as the absolute value of（ $\mathrm{IN}+$ ）－（ IN －）．

## $4.3 \quad \mathrm{IN}(-)$

Negative analog input．This pin has an absolute voltage range of $\mathrm{V}_{\mathrm{SS}^{-}} 0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ．The full scale input range is defined as the absolute value of（ $\mathrm{IN}+$ ）－（ $\mathrm{IN}-$ ）．

## $4.4 \quad V_{\mathrm{ss}}$

Ground connection to internal circuitry．If an analog ground plane is available，it is recommended that this device be tied to the analog ground plane in the circuit． See Section 6．6，＂Layout Considerations＂，for more information regarding circuit layout．

## 4．5 $\overline{\text { Chip Select／Shutdown（CS／SHDN）}}$

The $\overline{\mathrm{CS}} / \mathrm{SHDN}$ pin is used to initiate communication with the device when pulled low．This pin will end a con－ version and put the device in low power standby when pulled high．The $\overline{\mathrm{CS}} / \mathrm{SHDN}$ pin must be pulled high between conversions and cannot be tied low for multi－ ple conversions．See Figure 7－2 for serial communica－ tion protocol．

## 4．6 Serial Data Output（ $\mathrm{D}_{\text {out }}$ ）

The SPI serial data output pin is used to shift out the results of the A／D conversion．Data will always change on the falling edge of each clock as the conversion takes place．See Figure 7－2 for serial communication protocol．

## 4．7 Serial Clock（CLK）

The SPI clock pin is used to initiate a conversion as well as to clock out each bit of the conversion as it takes place．See Section 6.2 for constraints on clock speed and Figure 7－2 for serial communication protocol．

## $4.8 \quad \mathrm{~V}_{\mathrm{DD}}$

The voltage on this pin can range from 2.7 to 5.5 V ．To ensure accuracy，a $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor should be placed as close as possible to the pin．See Section 6.6 for more information regarding circuit layout．

> 勝 特 力 材 料 $886-3-5753170$胜特力电子(上海) $86^{-21-54151736}$胜特力电子(深圳) $86^{-755-83298787}$

Http：／／www． 100 y．com．tw

### 5.0 DEFINITION OF TERMS

Bipolar Operation - This applies to either a differential or single ended input configuration, where both positive and negative codes are output from the A/D converter. Full bipolar range includes all 8192 codes. For bipolar operation on a single ended input signal, the A/D converter must be configured to operate in pseudo differential mode.
Unipolar Operation - This applies to either a single ended or differential input signal where only one side of the device transfer is being used. This could be either the positive or negative side, depending on which input ( $\mathrm{IN}+$ or IN -) is being used for the DC bias. Full unipolar operation is equivalent to a 12 -bit converter.
Full Differential Operation - Applying a full differential signal to both the $\operatorname{IN}(+)$ and $\operatorname{IN}(-)$ inputs is referred to as full differential operation. This configuration is described in Figure 3-4.
Pseudo-Differential Operation - Applying a single ended signal to only one of the input channels with a bipolar output is referred to as pseudo differential operation. To obtain a bipolar output from a single ended input signal the inverting input of the A/D converter must be biased above $\mathrm{V}_{\mathrm{SS}}$. This operation is described in Figure 3-5.
Integral Nonlinearity - The maximum deviation from a straight line passing through the endpoints of the bipolar transfer function is defined as the maximum integral nonlinearity error. The endpoints of the transfer function are a point $1 / 2$ LSB above the first code transition ( $0 \times 1000$ ) and $1 / 2$ LSB below the last code transition (0x0FFF).
Differential Nonlinearity - The difference between two measured adjacent code transitions and the 1 LSB ideal is defined as differential nonlinearity.
Positive Gain Error - This is the deviation between the last positive code transition (0x0FFF) and the ideal voltage level of $\mathrm{V}_{\text {REF }}-1 / 2$ LSB, after the bipolar offset error has been adjusted out.
Negative Gain Error - This is the deviation between the last negative code transition (0X1000) and the ideal voltage level of $-\mathrm{V}_{\text {REF }}-1 / 2 \mathrm{LSB}$, after the bipolar offset error has been adjusted out.
Offset Error - This is the deviation between the first positive code transition ( $0 \times 0001$ ) and the ideal $1 / 2$ LSB voltage level.
Acquisition Time - The acquisition time is defined as the time during which the internal sample capacitor is charging. This occurs for 1.5 clock cycles of the external CLK as defined in Figure 7-2.
Conversion Time - The conversion time occurs immediately after the acquisition time. During this time, successive approximation of the input signal occurs as the 13 -bit result is being calculated by the internal circuitry. This occurs for 13 clock cycles of the external CLK as defined in Figure 7-2.

Signal to Noise Ratio - Signal to Noise Ratio (SNR) is defined as the ratio of the signal to noise measured at the output of the converter. The signal is defined as the rms amplitude of the fundamental frequency of the input signal. The noise value is dependant on the device noise as well as the quantization error of the converter and is directly affected by the number of bits in the converter. The theoretical signal to noise ratio limit based on quantization error only for an N -bit converter is defined as:

## EQUATION

$$
S N R=(6.02 N+1.76) d B
$$

For a 13-bit converter, the theoretical SNR limit is 80.02 dB.

Total Harmonic Distortion - Total Harmonic Distortion (THD) is the ratio of the rms sum of the harmonics to the fundamental, measured at the output of the converter. For the MCP3301, it is defined using the first 9 harmonics, as shown in the following equation:

## EQUATION

$$
T H D(-d B)=-20 \log \frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+\ldots . .+V_{8}^{2}+V_{9}^{2}}}{V_{1}^{2}}
$$

Here $\mathrm{V}_{1}$ is the rms amplitude of the fundamental and $\mathrm{V}_{2}$ through $V_{9}$ are the rms amplitudes of the second through ninth harmonics.
Signal to Noise plus Distortion (SINAD) - Numerically defined, SINAD is the calculated combination of SNR and THD. This number represents the dynamic performance of the converter, including any harmonic distortion.

## EQUATION

$$
\operatorname{SINAD}(d B)=20 \log \sqrt{10^{(S N R / 10)}+10^{-(T H D / 10)}}
$$

Effectlve Number of Bits - Effective Number of Bits (ENOB) states the relative performance of the ADC in terms of its resolution. This term is directly related to SINAD by the following equation:

## EQUATION

$$
E N O B(N)=\frac{S I N A D-1.76}{6.02}
$$

For SINAD performance of 78 dB , the effective number of bits is 12.66 .
Spurious Free Dynamic Range - Spurious Free Dynamic Range (SFDR) is the ratio of the rms value of the fundamental to the next largest component in ADC's output spectrum. This is, typically, the first harmonic, but could also be a noise peak.

### 6.0 APPLICATIONS INFORMATION

### 6.1 Conversion Description

The MCP3301 A/D converter employs a conventional SAR architecture. With this architecture, the potential between the $I N+$ and $I N$ - inputs are simultaneously sampled and stored with the internal sample circuits for 1.5 clock cycles ( $\mathrm{t}_{\mathrm{ACQ}}$ ). Following this sample time, the input hold switches of the converter open and the device uses the collected charge to produce a serial 13 -bit binary two's complement output code. This conversion process is driven by the external clock and must include 13 clock cycles, one for each bit. During this process, the most significant bit (MSB) is output first. This bit is the sign bit and indicates if the IN+ or INinput is at a higher potential.


FIGURE 6-1: Simplified Block Diagram.

### 6.2 Driving the Analog Input

The analog input of the MCP3301 is easily driven either differentially or single-ended. Any signal that is common to the two input channels will be rejected by the common mode rejection of the device. During the charging time of the sample capacitor, a small charging current will be required. For low source impedances, this input can be driven directly. For larger source impedances, a larger acquisition time will be required due to the RC time constant that includes the source impedance. For the A/D Converter to meet specification, the charge holding capacitor ( $\mathrm{C}_{\text {SAMPLE }}$ ) must be given enough time to acquire a 13-bit accurate voltage level during the 1.5 clock cycle acquisition period.
An analog input model is shown in Figure 6-3. This model is accurate for an analog input, regardless if it is configured as a single-ended input or the IN+ and INinput in differential mode. In this diagram, it is shown that the source impedance $\left(R_{\mathrm{S}}\right)$ adds to the internal sampling switch ( $\mathrm{R}_{\mathrm{SS}}$ ) impedance, directly affecting the time that is required to charge the capacitor ( $\left.\mathrm{C}_{\text {SAMPLE }}\right)$. Consequently, a larger source impedance with no additional acquisition time increases the offset, gain and integral linearity errors of the conversion. To overcome this, a slower clock speed can be used to allow for the longer charging time. Figure 6-2 shows the maximum clock speed associated with source impedances.


FIGURE 6-2: Maximum Clock Frequency vs. Source Resistance ( $R_{S S}$ ) to maintain $\pm 1$ LSB INL.


FIGURE 6-3: Analog Input Model.

### 6.2.1 MAINTAINING MINIMUM CLOCK SPEED

When the MCP3301 initiates, charge is stored on the sample capacitor. When the sample period is complete, the device converts one bit for each clock that is received. It is important for the user to note that a slow clock rate will allow charge to bleed off the sample capacitor while the conversion is taking place. For the MCP330X devices, the recommended minimum clock speed during the conversion cycle ( $\mathrm{t}_{\mathrm{CONv}}$ ) is 85 kHz . Failure to meet this criteria may introduce linearity errors into the conversion outside the rated specifications. It should be noted that, during the entire conversion cycle, the A/D converter does not have requirements for clock speed or duty cycle as long as all timing specifications are met.

### 6.3 Biasing Solutions

For pseudo-differential bipolar operation, the biasing circuit shown in Figure 6-4 shows a single-ended input AC coupled to the converter. This configuration will give a digital output range of -4096 to +4095 . With the 2.5 V reference, the LSB size is equal to $610 \mu \mathrm{~V}$.
Although the ADC is not production tested with a 2.5 V reference as shown, linearity will not change more than 0.1 LSB. See Figure 2-2 and 2-9 for DNL and INL errors versus $\mathrm{V}_{\text {REF }}$ at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$. A trade-off exists between the high pass corner and the acquisition time. The value of $C$ will need to be quite large in order to bring down the high pass corner. The value of $R$ needs to be $1 \mathrm{k} \Omega$ or less, since higher input impedances
require additional acquisition time. Using the values in Figure 6-4, we have a 100 Hz corner frequency. See Figure 2-12 for the relationship between input impedance and acquisition time.


FIGURE 6-4: $\quad$ Pseudo-differential biasing circuit for bipolar operation.
Using an external operational amplifier on the input allows for gain and buffers the input signal from the input to the ADC, allowing for a higher source impedance. This circuit is shown in Figure 6-5.


FIGURE 6－5：Adding an amplifier allows for gain and also buffers the input from any high impedance sources．
This circuit shows that some headroom will be lost due to the amplifier output not being able to swing all the way to the rail．An example would be for an output swing of 0 V to 5 V ．This limitation can be overcome by supplying a $V_{\text {REF }}$ that is slightly less than the common mode voltage．Using a 2.048 V reference for the $A / D$ converter，while biasing the input signal at 2.5 V solves the problem．This circuit is shown in Figure 6－6．


FIGURE 6－6：Circuit solution to overcome amplifier output swing limitation．

## 6．4 Common Mode Input Range

The common mode input range has no restriction and is equal to the absolute input voltage range： $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ．However，for a given $\mathrm{V}_{\mathrm{REF}}$ ，the common mode voltage has a limited swing if the entire range of the $A / D$ converter is to be used．Figure 6－7 and Figure $6-8$ show the relationship between $\mathrm{V}_{\text {REF }}$ and the common mode voltage．A smaller $\mathrm{V}_{\text {REF }}$ allows for wider flexibility in a common mode voltage． $\mathrm{V}_{\text {REF }}$ levels down to 400 mV and exhibits less than 0.1 LSB change in DNL and INL．See Figure 2－9 and Figure 2－12 for char－ acterization graphs that illustrate this performance relationship．


FIGURE 6－7：Common Mode Range of Full Differential input signal versus $V_{\text {REF }}$ ．


FIGURE 6－8：Common Mode Range versus $V_{\text {REF }}$ for Pseudo Differential Input．

> 勝 特 力 材 料 $886-3-5753170$
> 胜特力电子(上海) $86^{-2}-\mathbf{- 5 4 1 5 1 7 3 6}$胜特力电子(深圳) $86^{-755-83298787}$
> Http://www. 100 y. com. tw

### 6.5 Buffering/Filtering the Analog Inputs

Inaccurate conversion results may occur if the signal source for the A/D converter is not a low impedance source. Buffering the input will solve the impedance issue. It is also recommended that an analog filter be used to eliminate any signals that may be aliased back into the conversion results. Using an op amp to drive the analog input of the MCP3301 is illustrated in Figure 6-9. This amplifier provides a low impedance source for the converter input and low pass filter, which eliminates unwanted high frequency noise. Values shown are for a 10 Hz Butterworth Low pass filter.
Low pass (anti-aliasing) filters can be designed using Microchip's interactive FilterLab ${ }^{\circledR}$ software. FilterLab will calculate capacitor and resistor values as well as determine the number of poles that are required for the application. For more information on filtering signals, see AN-699 "Anti-Aliasing Analog Filters for Data Acquisition Systems".


FIGURE 6-9:
The MCP601 Operational Amplifier is used to implement a 2nd order antialiasing filter for the signal being converted by the MCP3301.

### 6.6 Layout Considerations

When laying out a printed circuit board for use with analog components, care should be taken to reduce noise wherever possible. A bypass capacitor from $V_{D D}$ to ground should always be used with this device and should be placed as close as possible to the device pin. A bypass capacitor value of $0.1 \mu \mathrm{~F}$ is recommended.
Digital and analog traces should be separated as much as possible on the board with no traces running underneath the device or bypass capacitor. Extra precautions should be taken to keep traces with high frequency signals (such as clock lines) as far as possible from analog traces.
Use of an analog ground plane is recommended in order to keep the ground potential the same for all devices on the board. Providing $\mathrm{V}_{\mathrm{DD}}$ connections to devices in a "star" configuration can also reduce noise by eliminating current return paths and associated errors (Figure 6-10). For more information on layout tips when using the MCP3301 or other ADC devices, refer to AN-688 "Layout Tips for 12-Bit A/D Converter Applications".


FIGURE 6-10: $\quad V_{D D}$ traces arranged in a 'Star' configuration in order to reduce errors caused by current return paths.

## 7．0 SERIAL COMMUNICATIONS

## 7．1 Output Code Format

The output code format is a binary two＇s complement scheme with a leading sign bit that indicates the sign of the output．If the $\mathrm{IN}+$ input is higher than the IN －input， the sign bit will be a zero．If the IN －input is higher，the sign bit will be a＇ 1 ＇．
The diagram shown in Figure 7－1 shows the output code transfer function．In this diagram，the horizontal axis is the analog input voltage and the vertical axis is the output code of the ADC．It shows that when IN＋is equal to $I N$－，both the sign bit and the data word are zero．As $\mathrm{IN}+$ gets larger，with respect to IN －，the sign bit is a zero and the data word gets larger．The full scale output code is reached at +4095 when the input $\left[\left(\mathrm{IN}_{+}\right)\right.$ －（IN－）］reaches $\mathrm{V}_{\text {REF }}-1 \mathrm{LSB}$ ．When IN －is larger than $\mathrm{IN}+$ ，the two＇s complement output codes will be seen with the sign bit being a one．Some examples of analog input levels and corresponding output codes are shown in Table 7－1

TABLE 7－1：BINARY TWO＇S COMPLEMENT OUTPUT CODE EXAMPLES．

| Analog Input Levels | Sign Bit | Binary Data | $\begin{gathered} \text { Decimal } \\ \text { DATA } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| Full Scale Positive $(\mathrm{IN}+)-(\mathrm{IN}-)=\mathrm{V}_{\mathrm{REF}} \mathrm{-}^{-1} \mathrm{LSB}$ | 0 | 111111111111 | ＋4095 |
| $(\mathrm{IN}+)$－（ $\mathrm{IN}-)=\mathrm{V}_{\text {REF }}-2 \mathrm{LSB}$ | 0 | 111111111110 | ＋4094 |
| $\mathrm{IN}+=$（IN－）＋2 LSB | 0 | 000000000010 | ＋2 |
| $\mathrm{IN}+=(\mathrm{IN}-)+1 \mathrm{LSB}$ | 0 | 000000000001 | ＋1 |
| $\mathrm{IN}+=\mathrm{IN}$－ | 0 | 000000000000 | 0 |
| $1 \mathrm{~N}_{+}=$（IN－）－ 1 LSB | 1 | 111111111111 | －1 |
| $\mathrm{IN}+=$（IN－）－ 2 LSB | 1 | 111111111110 | －2 |
| $(\mathrm{IN}+)$－（ IN －$)=\mathrm{V}_{\text {REF }}-2 \mathrm{LSB}$ | 1 | 000000000001 | －4095 |
| Full Scale Negative $(\mathrm{IN}+)-(\mathrm{IN}-)=\mathrm{V}_{\mathrm{REF}}-1 \mathrm{LSB}$ | 1 | 000000000000 | －4096 |



FIGURE 7－1：$\quad$ Output Code Transfer Function．

> 勝 特 力 材 料 $886-3-5753170$
> 胜特力电子(上海) $86-21-54151736$
> 胜特力电子(深圳) $86-755^{-}-83298787$
> Http://www. 100 y. com. tw

### 7.2 Communicating with the MCP3301

Communication with the device is completed using a standard SPI compatible serial interface. Initiating communication with the MCP3301 begins with the $\overline{\mathrm{CS}}$ going low. If the device was powered up with the $\overline{\mathrm{CS}}$ pin low, it must be brought high and back low to initiate communication. The device will begin to sample the analog input on the first rising edge of CLK after $\overline{\mathrm{CS}}$ goes low. The sample period will end in the falling edge of the second clock, at which time the device will output a low null bit. The next 13 clocks will output the result of the conversion with the sign bit first, followed by the

12 remaining data bits, as shown in Figure 7-2. Data is always output from the device on the falling edge of the clock. If all 13 data bits have been transmitted and the device continues to receive clocks while the $\overline{\mathrm{CS}}$ is held low, the device will output the conversion result LSB first, as shown in Figure 7-3. If more clocks are provided to the device while $\overline{\mathrm{CS}}$ is still low (after the LSB first data has been transmitted), the device will clock out zeros indefinitely.


* After completing the data transfer, if further clocks are applied with $\overline{\mathrm{CS}}$ low, the ADC will output LSB first data, followed by zeros indefinitely. See Figure 7-2 below.
${ }^{* *} \mathrm{t}_{\text {DATA }}$ : during this time, the bias current and the comparator power down and the reference input becomes a high impedance node, leaving the CLK running to clock out the LSB-first data or zeros.

FIGURE 7-2: Communication with MCP3301 (MSB first Format).


FIGURE 7-3: Communication with MCP3301 (LSB first Format).

### 7.3 Using the MCP3301 with Microcontroller (MCU) SPI Ports

With most microcontroller SPI ports, it is required to clock out eight bits at a time. Using a hardware SPI port with the MCP3301 is very easy because each conversion requires 16 clocks. For example, Figure 7-4 and Figure 7-5 show how the MCP3301 can be interfaced to a microcontroller with a standard SPI port. Since the MCP3301 always clocks data out on the falling edge of clock, the MCU SPI port must be configured to match this operation. SPI Mode 0,0 (clock idles low) and SPI Mode 1,1 (clock idles high) are both compatible with the MCP3301. Figure 7-4 depicts the operation shown in SPI Mode 0,0, which requires that the CLK from the microcontroller idles in the 'low' state. As shown in the diagram, the sign bit is clocked out of the ADC on the
falling edge of the third clock pulse, followed by the remaining 12 data bits (MSB first). Once the first eight clocks have been sent to the device, the microcontroller's receive buffer will contain two unknown bits (for the first two clocks, the output is high impedance), followed by the null bit, the sign bit and the highest order four bits of the conversion. After the second eight clocks have been sent to the device, the MCU receive register will contain the lowest order 8 data bits. Notice that, on the falling edge of clock 16, the ADC has begun to shift out LSB first data.
Figure 7-5 shows the same scenario in SPI Mode 1,1, which requires that the clock idles in the high state. As with mode 0,0 , the ADC outputs data on the falling edge of the clock and the MCU latches data from the ADC in on the rising edge of the clock.


FIGURE 7-4: $\quad$ SPI Communication with the MCP3301 using 8-bit segments (Mode 0,0: SCLK idles low).


FIGURE 7-5: $\quad$ SPI Communication with the MCP3301 using 8-bit segments (Mode 1,1: SCLK idles high).

## 8．0 PACKAGING INFORMATION

## 8．1 Package Marking Information



```
勝 特 力 材 料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
    Http://www. 100y. com. tw
```

Legend： $\mathrm{XX} \ldots \mathrm{X}$ Customer－specific information
$Y \quad$ Year code（last digit of calendar year）
YY Year code（last 2 digits of calendar year）
WW Week code（week of January 1 is week＇ 01 ＇）
NNN Alphanumeric traceability code
（e3）Pb－free JEDEC designator for Matte Tin（Sn）
＊This package is Pb －free．The Pb －free JEDEC designator（e3 can be found on the outer packaging for this package．

Note：In the event the full Microchip part number cannot be marked on one line，it will be carried over to the next line，thus limiting the number of available characters for customer－specific information．

## 8－Lead Plastic Micro Small Outline Package（MS）［MSOP］

Note：For the most current package drawings，please see the Microchip Packaging Specification located at http：／／www．microchip．com／packaging


## Notes：

1．Pin 1 visual index feature may vary，but must be located within the hatched area．
2．Dimensions D and E1 do not include mold flash or protrusions．Mold flash or protrusions shall not exceed 0.15 mm per side．
3．Dimensioning and tolerancing per ASME Y14．5M．
BSC：Basic Dimension．Theoretically exact value shown without tolerances．
REF：Reference Dimension，usually without tolerance，for information purposes only．

> 勝 特 力 材 料 $886-3-5753170$
> 胜特力电子(上海) $86^{-21-54151736}$
> 胜特力电子(深圳) $86^{-755-83298787}$
> Http://www. 100 y. com. tw

## 8－Lead Plastic Dual In－Line（P）－ $\mathbf{3 0 0}$ mil Body［PDIP］

Note：For the most current package drawings，please see the Microchip Packaging Specification located at http：／／www．microchip．com／packaging


|  | Units | INCHES |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM | MAX |
| Number of Pins | N | 8 |  |  |  |
| Pitch | e | .100 BSC |  |  |  |
| Top to Seating Plane | A | - | - | .210 |  |
| Molded Package Thickness | A2 | .115 | .130 | .195 |  |
| Base to Seating Plane | A 1 | .015 | - | - |  |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 |  |
| Molded Package Width | E 1 | .240 | .250 | .280 |  |
| Overall Length | D | .348 | .365 | .400 |  |
| Tip to Seating Plane | L | .115 | .130 | .150 |  |
| Lead Thickness | c | .008 | .010 | .015 |  |
| Upper Lead Width | b 1 | .040 | .060 | .070 |  |
| Lower Lead Width | b | .014 | .018 | .022 |  |
| Overall Row Spacing § | eB | - | - | .430 |  |

## Notes：

1．Pin 1 visual index feature may vary，but must be located with the hatched area．
2．§ Significant Characteristic．
3．Dimensions D and E1 do not include mold flash or protrusions．Mold flash or protrusions shall not exceed .010 ＂per side．
4．Dimensioning and tolerancing per ASME Y14．5M．
BSC：Basic Dimension．Theoretically exact value shown without tolerances．

```
勝 特 力 材 料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
    Http://www. 100y. com. tw
```


## 8－Lead Plastic Small Outline（SN）－Narrow， 3.90 mm Body［SOIC］

Note：For the most current package drawings，please see the Microchip Packaging Specification located at http：／／www．microchip．com／packaging


| Units |  | MILLMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |
| Pitch | e | 1．27 BSC |  |  |
| Overall Height | A | － | － | 1.75 |
| Molded Package Thickness | A2 | 1.25 | － | － |
| Standoff § | A1 | 0.10 | － | 0.25 |
| Overall Width | E | 6．00 BSC |  |  |
| Molded Package Width | E1 | 3.90 BSC |  |  |
| Overall Length | D | 4．90 BSC |  |  |
| Chamfer（optional） | h | 0.25 | － | 0.50 |
| Foot Length | L | 0.40 | － | 1.27 |
| Footprint | L1 | 1．04 REF |  |  |
| Foot Angle | $\phi$ | $0^{\circ}$ | － | $8^{\circ}$ |
| Lead Thickness | c | 0.17 | － | 0.25 |
| Lead Width | b | 0.31 | － | 0.51 |
| Mold Draft Angle Top | $\alpha$ | $5^{\circ}$ | － | $15^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $5^{\circ}$ | － | $15^{\circ}$ |

## Notes：

1．Pin 1 visual index feature may vary，but must be located within the hatched area．
2．§ Significant Characteristic．
3．Dimensions D and E1 do not include mold flash or protrusions．Mold flash or protrusions shall not exceed 0.15 mm per side．
4．Dimensioning and tolerancing per ASME Y14．5M．
BSC：Basic Dimension．Theoretically exact value shown without tolerances．
REF：Reference Dimension，usually without tolerance，for information purposes only．
Microchip Technology Drawing C04－057B

```
勝 特 力 材 料 886－3－5753170
胜特力电子（上海）86－21－54151736
胜特力电子（深圳）86－755－83298787
Http：／／www． 100 y．com．tw
```


## APPENDIX A：REVISION HISTORY

## Revision C（January 2007）

This revision includes updates to the packaging diagrams．

勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－54151736<br>胜特力 电子（深圳）86－755－83298787<br>Http：／／www． 100 y．com．tw

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information，e．g．，on pricing or delivery，refer to the factory or the listed sales office．


## Note the following details of the code protection feature on Microchip devices：

－Microchip products meet the specification contained in their particular Microchip Data Sheet．
－Microchip believes that its family of products is one of the most secure families of its kind on the market today，when used in the intended manner and under normal conditions．
－There are dishonest and possibly illegal methods used to breach the code protection feature．All of these methods，to our knowledge，require using the Microchip products in a manner outside the operating specifications contained in Microchip＇s Data Sheets．Most likely，the person doing so is engaged in theft of intellectual property．
－Microchip is willing to work with the customer who is concerned about the integrity of their code．
－Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code．Code protection does not mean that we are guaranteeing the product as＂unbreakable．＂

Code protection is constantly evolving．We at Microchip are committed to continuously improving the code protection features of our products．Attempts to break Microchip＇s code protection feature may be a violation of the Digital Millennium Copyright Act．If such acts allow unauthorized access to your software or other copyrighted work，you may have a right to sue for relief under that Act．

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates．It is your responsibility to ensure that your application meets with your specifications． MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED，WRITTEN OR ORAL，STATUTORY OR OTHERWISE，RELATED TO THE INFORMATION， INCLUDING BUT NOT LIMITED TO ITS CONDITION， QUALITY，PERFORMANCE，MERCHANTABILITY OR FITNESS FOR PURPOSE．Microchip disclaims all liability arising from this information and its use．Use of Microchip devices in life support and／or safety applications is entirely at the buyer＇s risk，and the buyer agrees to defend，indemnify and hold harmless Microchip from any and all damages，claims， suits，or expenses resulting from such use．No licenses are conveyed，implicitly or otherwise，under any Microchip intellectual property rights．

```
勝 特 力 材 料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
    Http://www. 100y. com. tw
```


## Trademarks

The Microchip name and logo，the Microchip logo，Accuron， dsPIC，KEELOQ，microID，MPLAB，PIC，PICmicro，PICSTART， PRO MATE，PowerSmart，rfPIC，and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U．S．A．and other countries．
AmpLab，FilterLab，Migratable Memory，MXDEV，MXLAB，
SEEVAL，SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U．S．A．
Analog－for－the－Digital Age，Application Maestro，CodeGuard， dsPICDEM，dsPICDEM．net，dsPICworks，ECAN， ECONOMONITOR，FanSense，FlexROM，fuzzyLAB， In－Circuit Serial Programming，ICSP，ICEPIC，Linear Active Thermistor，Mindi，MiWi，MPASM，MPLIB，MPLINK，PICkit， PICDEM，PICDEM．net，PICLAB，PICtail，PowerCal， PowerInfo，PowerMate，PowerTool，REAL ICE，rfLAB， rfPICDEM，Select Mode，Smart Serial，SmartTel，Total Endurance，UNI／O，WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U．S．A．and other countries．

SQTP is a service mark of Microchip Technology Incorporated in the U．S．A．
All other trademarks mentioned herein are property of their respective companies．
© 2007，Microchip Technology Incorporated，Printed in the U．S．A．，All Rights Reserved．
－7 Printed on recycled paper．

[^0]
[^0]:    Microchip received ISO／TS－16949：2002 certification for its worldwide headquarters，design and wafer fabrication facilities in Chandler and Tempe，Arizona，Gresham，Oregon and Mountain View，California．The Company＇s quality system processes and procedures are for its PIC ${ }^{\circledR}$ MCUs and dsPIC DSCs，KEELOQ code hopping devices，Serial EEPROMs，microperipherals，nonvolatile memory and analog products．In addition，Microchip＇s quality system for the design and manufacture of development systems is ISO 9001：2000 certified．

