



勝 特 力 材 料 886-3-5753170 胜特力电子止海 86-21-34970699 胜特力电子(深圳 86-755-83298787 Http://www.100y.com.tw

ADS1294, ADS1294R ADS1296, ADS1296R ADS1298, ADS1298R

SBAS459J – JANUARY 2010 – REVISED JANUARY 2014

www.ti.com

Low-Power, 8-Channel, 24-Bit Analog Front-End for Biopotential Measurements

Check for Samples: ADS1294, ADS1294R, ADS1296, ADS1296R, ADS1298, ADS1298R

FEATURES

- Eight Low-Noise PGAs and Eight High-Resolution ADCs (ADS1298, ADS1298R)
- Low Power: 0.75mW/channel
- Input-Referred Noise: 4μV_{PP} (150Hz BW, G = 6)
- Input Bias Current: 200pA
 Data Rate: 250SPS to 32kSPS
- CMRR: –115dB
- Programmable Gain: 1, 2, 3, 4, 6, 8, or 12
- Supports AAMI EC11, EC13, IEC60601-1, IEC60601-2-27, and IEC60601-2-51 Standards
- Unipolar or Bipolar Supplies:
 AVDD = 2.7V to 5.25V, DVDD = 1.65V to 3.6V
- Built-In Right Leg Drive Amplifier, Lead-Off Detection, WCT, PACE Detection, Test Signals
- Integrated Respiration Impedance Measurement (ADS1294R/6R/8R only)
- Digital PACE Detection Capability
- · Built-In Oscillator and Reference
- Flexible Power-Down, Standby Modes
- SPI[™]-Compatible Serial Interface
- Operating Temperature Range: –40°C to +85°C

APPLICATIONS

- Medical Instrumentation (ECG, EMG and EEG): Patient monitoring; Holter, event, stress, and vital signs including ECG, AED, telemedicine Bispectral index (BIS), Evoked audio potential (EAP), Sleep study monitor
- High-Precision, Simultaneous, Multichannel Signal Acquisition

DESCRIPTION


The ADS1294/6/8/4R/6R/8R are a family multichannel, simultaneous sampling, 24-bit, deltasigma ($\Delta\Sigma$) analog-to-digital converters (ADCs) with built-in programmable gain amplifiers (PGAs), internal onboard reference. and an oscillator. ADS1294/6/8/4R/6R/8R incorporate all of the features commonly required in medical electrocardiogram (ECG) and electroencephalogram (EEG) applications.

With its high levels of integration and exceptional performance, the ADS1294/6/8/4R/6R/8R family enables the development of scalable medical instrumentation systems at significantly reduced size, power, and overall cost.

The ADS1294/6/8/4R/6R/8R have a flexible input multiplexer per channel that can be independently connected to the internally-generated signals for test, temperature, and lead-off detection. Additionally, any configuration of input channels can be selected for derivation of the right leg drive (RLD) output signal. The ADS1294/6/8/4R/6R/8R operate at data rates as high as 32kSPS, thereby allowing the implementation of software PACE detection. Lead-off detection can be implemented internal to the device, either with a pull-up/pull-down resistor or an excitation current sink/source. Three integrated amplifiers generate the Wilson Central Terminal (WCT) and the Goldberger Central Terminals (GCT) required for a standard 12lead ECG. The ADS1294R/6R/8R versions include a fully-integrated, respiration impedance measurement function.

Multiple ADS1294/6/8/4R/6R/8R devices can be cascaded in high channel count systems in a daisy-chain configuration.

Package options include a tiny 8mm × 8mm, 64-ball BGA and a TQFP-64. The ADS1294/6/8 BGA version is specified over the commercial temperature range of 0°C to +70°C. The ADS1294R/6R/8R BGA and ADS1294/6/8 TQFP versions are specified over the industrial temperature range of -40°C to +85°C.



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. FAMILY AND ORDERING INFORMATION(1)

PRODUCT	PACKAGE OPTION	NUMBER OF CHANNELS	ADC RESOLUTION	MAXIMUM SAMPLE RATE (kSPS)	OPERATING TEMPERATURE RANGE	RESPIRATION CIRCUITRY
ADC4404	BGA	4	16	8	0°C to +70°C	No
ADS1194	TQFP	4	16	8	0°C to +70°C	No
ADC4400	BGA	6	16	8 C	0°C to +70°C	No
ADS1196	TQFP	6	16	8	0°C to +70°C	No
0 A D 0 4 4 0 0 1 T	BGA	8	16	8 (00)	0°C to +70°C	No
ADS1198	TQFP	8	16	8	0°C to +70°C	No
ADS1294	BGA	4 C	24	32	0°C to +70°C	External
ADS1294R	BGA	4	24	32	-40°C to +85°C	Yes
ADS1294	TQFP	4 00 %	24	32	-40°C to +85°C	External
ADS1296	BGA	6	24	32	0°C to +70°C	External
ADS1296R	BGA	6	24	32	-40°C to +85°C	Yes
ADS1296	TQFP	6	24	32	-40°C to +85°C	External
ADS1298	BGA	8	24	32	0°C to +70°C	External
ADS1298R	BGA	8	24	32	-40°C to +85°C	Yes
ADS1298	TQFP	8	24	32	-40°C to +85°C	External

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

		ADS1294, ADS1296, ADS1298 ADS1294R, ADS1296R, ADS1298R	CUNIT		
AVDD to AVSS	W.1003.COM.TW. W. W. 1003	-0.3 to +5.5	COA		
DVDD to DGND	M. 100X.COM.TM WW. 1003	-0.3 to +3.9	V		
AVSS to DGND	MAN W. SOLICON TAN MAN TOO	-3 to +0.2	OY. V		
V _{REF} input to A	/SS VW-100 COM	AVSS – 0.3 to AVDD + 0.3	on V. V		
Analog input to	AVSS	AVSS – 0.3 to AVDD + 0.3	COM.		
Digital input volt	igital input voltage to DGND —0.3 to DVDD + 0.3				
Digital output vo	oltage to DGND	-0.3 to DVDD + 0.3	100 V		
Input current (m	omentary)	100	mA		
Input current (co	ontinuous)	NO 10 N	mA		
Operating	Commerical Grade: ADS1294, ADS1296, ADS1298	0 to +70	°C		
temperature range	Industrial grade: ADS1294I, ADS1296I, ADS1298I, ADS1294RI, ADS1296RI, ADS1298RI	-40 to +85	WV°C		
CCD matin an	Human body model (HBM) JEDEC standard 22, test method A114-C.01, all pins	±2000	WWV 100		
ESD ratings	Charged device model (CDM) JEDEC standard 22, test method C101, all pins	±500	WW VW.100		
Storage temper	ature range	-60 to +150	°C		
Maximum juncti	on temperature (T _J)	+150	°C		

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

Submit Documentation Feedback

胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw



ELECTRICAL CHARACTERISTICS

Minimum/maximum specifications apply for all commercial grade (0°C to +70°C) devices and from -40°C to +85°C for industrial grades devices. Typical specifications are at +25°C. All specifications at DVDD = 1.8V, AVDD – AVSS = $3V^{(1)}$, $V_{REF} = 2.4V$, external $f_{CLK} = 2.048MHz$, data rate = 500SPS, High-Resolution mode, and gain = 6, unless otherwise noted.

	1001 COWILL MANY I	ADS1294, ADS1296, ADS1298 ADS1294R, ADS1296R, ADS1298R	
PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
ANALOG INPUTS	WW.CO. TW WWW	100Y. CO TW	
Full-scale differential input voltage (Al	NP – AINN)	±V _{REF} /GAIN	V
Input common-mode range	IM: 003. COM: IM MM.	See the Input Common-Mode Range subsection of the PGA Settings and Input Range section	
Input capacitance	WI 100X.CO TITY WY	20	pF
	$T_A = +25^{\circ}C$, input = 1.5V	±200	pA
Input bias current	$T_A = 0$ °C to +70°C, input = 1.5V	CON#1	nA
100Y.Com TW	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ input } = 1.5\text{V}$	±1.2	nA
	No lead-off	1000	МΩ
DC input impedance	Current source lead-off detection	C500	МΩ
	Pull-up resistor lead-off detection	10	МΩ
PGA PERFORMANCE	MM 100X.COTTEN	W. 1001. W.TW	
Gain settings	MINN. ON COM	1, 2, 3, 4, 6, 8, 12	
Bandwidth	COM.	See Table 16	
ADC PERFORMANCE	M. 21 100 J. O. W. J.A.	M. 1003. CONT.	
NAM W. TON COM	Data rates up to 8kSPS, no missing codes	24	Bits
Resolution	16kSPS data rate	19	Bits
	32kSPS data rate	17 N. 10 ON	Bits
WWW.Cox.Co	f _{CLK} = 2.048MHz, High-Resolution mode	500 32000	SPS
Data rate	f _{CLK} = 2.048MHz, Low-Power mode	250 16000	SPS
CHANNEL PERFORMANCE	COM.	TONY COM	-31
DC Performance	TW 1002. OM.	W. 100 2	1.1
MAN W. CO.	Gain = 6 ⁽²⁾ , 10 seconds of data	5 100	μV_{PP}
Input-referred noise	Gain = 6, 256 points, 0.5 seconds of data	4 7	μV_{PP}
input-referred noise	Gain settings other than 6, data rates other than 500SPS	See Noise Measurements section	JM. T
TAW.100	Full-scale with gain = 6, best fit	8	ppm
Integral nonlinearity	Full-scale with gain = 6, best fit, ADS1294R/6R/8R channel 1	40	ppm
WWW.1001	-20dBFS with gain = 6, best fit, ADS1294R/6R/8R channel 1	ON 8 WW. 100	Cppm
Offset error	A COMP.	±500	μV
Offset error drift	OM. In.	2	μV/°C
Gain error	Excluding voltage reference error	±0.2 ±0.5	% of FS
Gain drift	Excluding voltage reference drift	Y.C 5	ppm/°C
Gain match between channels	in COM'I.	0.3	% of FS

⁽¹⁾ Performance is applicable for 5V operation as well. Production testing for limits is performed at 3V.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

⁽²⁾ Noise data measured in a 10-second interval. Test not performed in production. Input-referred noise is calculated with input shorted (without electrode resistance) over a 10-second interval.



ELECTRICAL CHARACTERISTICS (continued)

Minimum/maximum specifications apply for all commercial grade (0°C to +70°C) devices and from -40°C to +85°C for industrial grades devices. Typical specifications are at +25°C. All specifications at DVDD = 1.8V, AVDD – AVSS = $3V^{(1)}$, $V_{\text{DEE}} = 2.4V$, external $f_{\text{CLK}} = 2.048$ MHz, data rate = 500SPS. High-Resolution mode, and gain = 6, unless otherwise noted.

ONITW WWW.100	N.COM.TW WWW.II	ADS1294, ADS1 ADS1294R, ADS12		
PARAMETER	TEST CONDITIONS	MIN TYP MAX		UNIT
CHANNEL PERFORMANCE (continued)	OUT.CO. TW	100Y.CO 11T	N	
AC Performance	COMP.	· row COM	W	
Common-mode rejection ratio (CMRR)	f _{CM} = 50Hz, 60Hz ⁽³⁾	-105	–115	dB
Power-supply rejection ratio (PSRR)	f _{PS} = 50Hz, 60Hz	1100Y.	90	dB
Crosstalk	f _{IN} = 50Hz, 60Hz	M. Com	-126	dB
Signal-to-noise ratio (SNR)	f _{IN} = 10Hz input, gain = 6	MAN TOO	112	dB
100X.COLLEN	10Hz, -0.5dBFs	-1XI.100 F.	-98	dB
	ADS1294R/6R/8R channel 1, 10Hz, -0.5dBFs	W. 1007.00	-70	dB
	100Hz, -0.5dBFs ⁽⁴⁾	NWW.	-100	dB
Total harmonic distortion (THD)	ADS1294R/6R/8R channel 1, 100Hz, -0.5dBFs ⁽⁴⁾	WWW.Toox.C	-68	dB
	ADS1294R/6R/8R channel 1, 100Hz, –20dBFs ⁽⁴⁾	WWW.100Y	-86	dB
DIGITAL FILTER	M.M. CONT. CONT.	MMM	Y.CO. TW	
-3dB bandwidth	W. M. M. Too.	0.20	62f _{DR}	Hz
Digital filter settling	Full setting	W.10	4	Conversions
RIGHT LEG DRIVE (RLD) AMPLIFIER AND	PACE AMPLIFIERS	WW	DY. COM TY	
RLD integrated noise	BW = 150Hz	MW.	7 CO	μV _{RMS}
PACE integrated noise	BW = 8kHz	W.	20	μV_{RMS}
PACE amplifier crosstalk	Crosstalk between PACE amplifiers 60		60	dB
Gain bandwidth product	50kΩ 10pF load, gain = 1	xΩ 10pF load, gain = 1		kHz
Slew rate	50kΩ 10pF load, gain = 1	0.25		V/µs
	Short-circuit to GND (AVDD = 3V)	270		μA
PACE and RLD amplifier drive strength	Short-circuit to supply (AVDD = 3V)	550		μA
PACE and RLD amplifier drive strength	Short-circuit to GND (AVDD = 5V)	W W	490	μA
W. 1001.	Short-circuit to supply (AVDD = 5V)		810	μA
PACE and RLD current	Peak swing (AVSS + 0.3V to AVDD + 0.3V) at AVDD = 3V	M.TW Y	50	СО μΑ
FACE and NED current	Peak swing (AVSS + 0.3V to AVDD + 0.3V) at AVDD = 5V	M.TW	75	μΑ
PACE amplifier output resistance	W.I	OM.	100	Ω
Total harmonic distortion	f _{IN} = 100Hz, gain = 1	COM. IV	-70	dB
Common-mode input range	You WIT TO	AVSS + 0.7	AVDD - 0.3	V V
Common-mode resistor matching	Internal 200kΩ resistor matching	I CON TW	0.1	%
Short-circuit current	-0M:11	COM.	±0.25	mA
Quiescent power consumption	Either RLD or PACE amplifier	M.TW	20	10V μA
WILSON CENTRAL TERMINAL (WCT) AMP	PLIFIER	OY.CO TW	MM	100 X.C
Integrated noise	BW = 150Hz	See Ta	ble 6	nV/√Hz
Gain bandwidth product	ONT.	See Ta	ble 6	kHz
Slew rate	MY WWW	See Ta	ble 6	V/s
Total harmonic distortion	f _{IN} = 100Hz	COM	90	dB
Common-mode input range	Ton . COW: I.	AVSS + 0.3	AVDD - 0.3	V
Short-circuit current	Through internal 30kΩ resistor	100x.	±0.25	mA
Quiescent power consumption	M. OX. COM THE	See Ta	ble 6	μA

⁽³⁾ CMRR is measured with a common-mode signal of AVSS + 0.3V to AVDD – 0.3V. The values indicated are the maximum of the eight channels.

⁽⁴⁾ Harmonics above the second harmonic are attenuated by the digital filter.

ADS1294, ADS1294R ADS1296, ADS1296R ADS1298, ADS1298R

SBAS459J - JANUARY 2010-REVISED JANUARY 2014

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Minimum/maximum specifications apply for all commercial grade (0°C to +70°C) devices and from -40°C to +85°C for industrial grades devices. Typical specifications are at +25°C. All specifications at DVDD = 1.8V, AVDD – AVSS = $3V^{(1)}$, $V_{REF} = 2.4V$, external $f_{CLK} = 2.048$ MHz, data rate = 500SPS, High-Resolution mode, and gain = 6, unless otherwise noted.

PARAMETER	CONT.IV	ADS1294, ADS1296, ADS1298 ADS1294R, ADS1296R, ADS1298R	
	TEST CONDITIONS	MIN TYP MAX	UNIT
EAD-OFF DETECT	ON WITH WITH	100Y. TIN	
Frequency	See the <i>Register Map</i> section for settings	0, f _{DR} /4	kHz
Current	See the Register Map section for settings	6, 12, 18, 24	nA
Current accuracy	100Y.	±20	%
Comparator threshold accuracy	V. COM WY	±30	mV
ESPIRATION (ADS1294R/6R/8R Only)	W.lov COM.	NN.10 ST COM.	
Frequency	Internal source	32, 64	kHz
riequelicy	External source	32 64	kHz
Phase shift	See the Register Map section for settings	22.5 90 157.5	Degree
Impedance range	I _{RESP} = 30µA	10	kΩ
Impedance measurement noise	0.05Hz to 2Hz brick wall filter, 32kHz modulation clock, phase = 112.5, using $I_{RESP} = 30\mu A$ with 2kΩ baseline load, gain = 4 test condition	20	$mΩ_{PP}$
Modulator current	internal reference, signal path = $82k\Omega$, baseline = $2.21k\Omega$	29	μΑ
XTERNAL REFERENCE	W.100 COM.	TWW.In T COM.	J
Reference input veltage	3V supply V _{REF} = (VREFP – VREFN)	2.5	V
Reference input voltage	5V supply V _{REF} = (VREFP – VREFN)	4.0	V
Negative input (VREFN)	LINN TO COM.	AVSS	V
Positive input (VREFP)	M. 100 . CONT. I.A.	AVSS + 2.5	V
Input impedance	WWW.100Y.Co.T.	10 00	kΩ
ITERNAL REFERENCE	N TINW OV COM	W WWW. ON CO.	W
Output voltage	Register bit CONFIG3.VREF_4V = 0, AVDD ≥ 2.7V	2.4	V
Output voltage	Register bit CONFIG3.VREF_4V = 1, AVDD ≥ 4.4V	4.0	V
V _{REF} accuracy	TW WWW. ON CO.	±0.2	%
MAN TOO CON	T _A = +25°C	35	ppm/°C
Internal reference drift	Commerical grade, 0°C to +70°C	35	ppm
	Industrial grade, -40°C to +85°C	45	ppm
Start-up time	DIV.	150	ms
YSTEM MONITORS	ONI.I	COM.	-1 CO
Analog supply reading error	W 1001	2	%
Digital supply reading error	CON THE WAY	2	%
- 100 x	From power-up to DRDY low	150	ms
Device wake up	STANDBY mode	9	ms
Temperature sensor reading, voltage	T _A = +25°C	145	mV
Temperature sensor reading, coefficient	CON.	490	μV/°C
Test Signal	DY. COM. TY	Ion COM: F.	W.100
rest olgital	See Register Map section for settings	f _{CLK} /2 ²¹ , f _{CLK} /2 ²⁰	Hz
	N ANN -		N 41.
Signal frequency Signal voltage	See Register Map section for settings	±1, ±2	mV



ELECTRICAL CHARACTERISTICS (continued)

Minimum/maximum specifications apply for all commercial grade (0°C to +70°C) devices and from -40°C to +85°C for industrial grades devices. Typical specifications are at +25°C. All specifications at DVDD = 1.8V, AVDD – AVSS = $3V^{(1)}$, $V_{REF} = 2.4V$, external $f_{CLK} = 2.048$ MHz, data rate = 500SPS, High-Resolution mode, and gain = 6, unless otherwise noted.

	ON. COM.TW WY	ADS1294, A ADS1294R, A	ADS1296, AI .DS1296R, A		
PARAMETER	TEST CONDITIONS	MIN (MIN TYP		UNIT
CLOCK	LOOK CONTRACTOR WAY	100Y.			
Internal oscillator clock frequency	Nominal frequency	W. To V. COM	2.048		MHz
	$T_A = +25^{\circ}C$	V.100 -1 CO	M	±0.5	%
Internal clock accuracy	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le +70^{\circ}\text{C}$	1007.	MIM	±2	%
OX.COMPTY WY	-40°C ≤ T _A ≤ +85°C, ADS1298I industrial grade version only	WW.100Y.C		±2.5	%
Internal oscillator start-up time	N ONLOW TW	11 100 X 10	Tire	20	μs
Internal oscillator power consumption	M. M. To COM	WW.	120	W	μW
External clock input frequency	CLKSEL pin = 0	1.94	2.048	2.25	MHz
DIGITAL INPUT/OUTPUT (DVDD = 1.65V	to 3.6V)	1100	Mo.	II	
Logic level	M.M. CO. T.N.	MANA	M.Co.	WT	
ViH	TAM TOO NO.	0.8DVDD	~≤1 COT	DVDD + 0.1	V
V _{IL}	MAN TOOK.	-0.1	10 x	0.2DVDD	V
V _{OH}	I _{OH} = -500μA	DVDD - 0.4	1001.	WEIGH	V
V _{OL}	I _{OL} = +500μA	MW.	N.C	0.4	V
Input current (I _{IN})	0V < V _{DigitalInput} < DVDD	-10	100	+10	μA
POWER-SUPPLY REQUIREMENTS	William Time	1	*1 100 J.	W.I.	
Analog supply (AVDD – AVSS)	MMA COM	2.7	3.0	5.25	V
Digital supply (DVDD)	TW 100 F COM	1.65	1.8	3.6	V V
AVDD – DVDD	T 1007.	-2.1	100	3.6	V
SUPPLY CURRENT (RLD, WCT, and PAC	E Amplifiers Turned Off)	TW W	41	07:0	CA)
High-Resolution mode (ADS1298)	TANNING COM		WWW	COM	-CVV
1100 - OM.	AVDD – AVSS = 3V		2.75	00 N	mA
lavdd	AVDD – AVSS = 5V	177	3.1	1007.	mA
	DVDD = 3.0V		0.5		mA
I _{DVDD}	DVDD = 1.8V		0.3	4.300 C	mA
Low-Power mode (ADS1298)	1 100	N.T.N	0.0	V 100 1.	
25 1 5 1 5 1 5 1 2 5 5 7 2 5 7	AVDD – AVSS = 3V	TW	1.8	1001	mA
l _{AVDD}	AVDD – AVSS = 5V	COMI	2.1	NA	mA
TT 100 Y	DVDD = 3.0V	OM	0.5	-1/V.100	mA
I _{DVDD}	DVDD = 1.8V	THE TANK	0.3	100	mA
POWER DISSIPATION (Analog Supply -	3V, RLD, WCT, and PACE Amplifiers Turned O	m CON	0.5	N W No.	V.
Quiescent power dissipation	5V, RED, WOT, and I ACE Amplifiers Turned O	COM	<u> </u>	TAX W. 1	-1 C
Quiescent power dissipation	High-Resolution mode	ON.TH	8.8	9.5	mW
ADS1298/8R	Low-Power mode (250SPS)	ON CULT	6.0	7.0	mW
W.10	High-Resolution mode	COM.	7.2	7.0	mW
ADS1296/6R	Low-Power mode	TON'S	5.3	6.6	mW
MANN.	High-Resolution mode	1 1001-10-11	5.4	6	mW
ADS1294/4R	Low-Power mode	N. L. COM	4.1	4.4	mW
Power-down	Low-Fower mode	V .100 F. COA	10	4.4	4N-11
	TOTAL WIN	11007.00			μW
Standby mode	PGA + ADC	AIN. CU	818	7	mW
Quiescent channel power					μW



ELECTRICAL CHARACTERISTICS (continued)

Minimum/maximum specifications apply for all commercial grade (0°C to +70°C) devices and from -40°C to +85°C for industrial grades devices. Typical specifications are at +25°C. All specifications at DVDD = 1.8V, AVDD - AVSS = $3V^{(1)}$, $V_{REF} = 2.4V$, external $f_{CLK} = 2.048MHz$, data rate = 500SPS, High-Resolution mode, and gain = 6, unless otherwise noted.

	1001.COM.TW WW.II	ADS1294, ADS1296, ADS1298 ADS1294R, ADS1296R, ADS1298R				
PARAMETER	TEST CONDITIONS	MIN	MIN TYP		UNIT	
OWER DISSIPATION (Analog Supply	y = 5V, RLD, WCT, and PACE Amplifiers Turned Off)	1007.00	TW			
Quiescent power dissipation	Witness COMP.	· COn	W			
ADS1298/8R	High-Resolution mode	V.100	17.5		mW	
ADS1298/8R	Low-Power mode	N 100 Y.	12.5		mW	
ADS1296/6R	High-Resolution mode	M. Co	14.1		mW	
ADS1296/6R	Low-Power mode	VW. Too	10	N	mW	
ADS1294/4R	High-Resolution mode	High-Resolution mode 10.1		-7	mW	
ADS1294/4R	Low-Power mode	1007.	8.3		mW	
Power-down	MAN COMP.	WW.	20	W	μW	
Standby mode	M. T.M. TOWN COMP.	N. Ino	4	-31	mW	
Quiescent channel power	PGA + ADC	11 100	1.5	LIN	mW	
EMPERATURE	WWW. ON COMPANY	WWW	WY.Co.	WILL		
Specified temperature range	COM.	0		+70	°C	
Operating temperature range	W. 1001.	0	00 1.	+70	°C	
Specified temperature range (industrial grade only)	WWW.100Y.COM.TW	-40		+85	°C	
Operating temperature range (industrial grade only)	M.M. 100X.COM.TM	-40	A.100 1.	+85	°C	
Storage temperature range	M. 100 CON. 1	-60	11.100	+150	°C	

THERMAL INFORMATION

	MAN TOON CON TAN MAN TOON CO	ADS1294/6/8	ADS1294/6/8/ 4R/6R/8R	LTW	
	THERMAL METRIC ⁽¹⁾	PAG	ZXG	UNITS	
		64 PINS	64 PINS	MIN	
θ_{JA}	Junction-to-ambient thermal resistance	35	48	VI.IV	
θ_{JCtop}	Junction-to-case (top) thermal resistance	COM 31	8		
θ_{JB}	Junction-to-board thermal resistance	26	25	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	0.1	0.5	-C/W	
ΨЈВ	Junction-to-board characterization parameter	M.TW	22		
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	ON CULTY	MATA		
CODOL		100 - 201 - 1	10	1	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



NOISE MEASUREMENTS

NOTE

The ADS1294R/6R/8R channel performance differs from the ADS1294/6/8 in regards to respiration circuitry found on channel one. Unless otherwise noted, ADS129x refers to all specifications and functional descriptions of the ADS1294, ADS1296, ADS1298, ADS1294R, ADS1296R, and ADS1298R.

The ADS129x noise performance can be optimized by adjusting the data rate and PGA setting. As the averaging is increased by reducing the data rate, the noise drops correspondingly. Increasing the PGA value reduces the input-referred noise, which is particularly useful when measuring low-level biopotential signals. Table 2 and Table 3 summarize the noise performance of the ADS129x in the High-Resolution (HR) mode and Low-Power (LP) mode, respectively, with a 3V analog power supply. Table 4 and Table 5 summarize the noise performance of the ADS129x in the HR mode and LP mode, respectively, with a 5V analog power supply. The data are representative of typical noise performance at $T_A = +25$ °C. The data shown are the result of averaging the readings from multiple devices and are measured with the inputs shorted together. A minimum of 1000 consecutive readings are used to calculate the RMS and peak-to-peak noise for each reading. For the two highest data rates, the noise is limited by quantization noise of the ADC and does not have a gaussian distribution. Thus, the ratio between rms noise and peak-to-peak noise is approximately 10. For the lower data rates, the ratio is approximately 6.6.

Table 2 to Table 5 show measurements taken with an internal reference. The data are also representative of the ADS129x noise performance when using a low-noise external reference such as the REF5025.

Table 2. Input-Referred Noise ($\mu V_{RMS}/\mu V_{PP}$) in High-Resolution Mode 3V Analog Supply and 2.4V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	-3dB BANDWIDTH (Hz)	PGA GAIN = 1	PGA GAIN = 2	PGA GAIN = 3	PGA GAIN = 4	PGA GAIN = 6	PGA GAIN = 8	PGA GAIN = 12
000	32000	8398	335/3553	168/1701	112/1100	85/823	58/529	42.5/378	28.6/248
001	16000	4193	56/613	28/295	18.8/188	14.3/143	9.7/94	7.4/69	5.2/44.3
010	8000	2096	12.4/111	6.5/54	4.5/37.9	3.5/29.7	2.6/21.7	2.2/17.8	1.8/13.8
011	4000	1048	6.1/44.8	3.2/23.3	2.4/17.1	1.9/14.0	1.5/11.1	1.3/9.7	1.2/8.5
100	2000	524	4.1/27.8	2.2/15.4	1.6/11.0	1.3/9.1	1.1/7.3	1.0/6.5	0.9/6.0
101	1000	262	2.9/19.0	1.6/10.1	1.2/7.5	1.0/6.2	0.8/5.0	0.7/4.6	0.6/4.1
110	500	131	2.1/12.5	1.1/6.8	0.9/5.1	0.7/4.3	0.6/3.5	0.5/3.1	0.5/2.9

⁽¹⁾ At least 1000 consecutive readings were used to calculate the RMS and peak-to-peak noise values in this table.

Table 3. Input-Referred Noise ($\mu V_{RMS}/\mu V_{PP}$) in Low-Power Mode 3V Analog Supply and 2.4V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	–3dB BANDWIDTH (Hz)	PGA GAIN = 1	PGA GAIN = 2	PGA GAIN = 3	PGA GAIN = 4	PGA GAIN = 6	PGA GAIN = 8	PGA GAIN = 12
000	16000	4193	333/3481	166/1836	111/1168	84/834	56/576	42/450	28/284
001	8000	2096	56/554	28/272	19/177	14.3/133	9.7/85	7.4/64	5.0/42.4
010	4000	1048	12.5/99	6.5/51	4.5/35.0	3.4/25.9	2.4/18.8	2.0/14.5	1.5/11.3
011	2000	524	6.1/41.8	3.2/22.2	2.3/15.9	1.8/12.1	1.4/9.3	1.2/7.8	1.0/6.7
100	1000	262	4.1/26.3	2.2/14.6	1.6/9.9	1.3/8.1	1.0/6.2	0.8/5.4	0.7/4.7
101	500	131	3.0/17.9	1.6/9.8	1.1/6.8	0.9/5.7	0.7/4.2	0.6/3.6	0.5/3.4
110	250	65	2.1/11.9	1.1/6.3	0.8/4.6	0.7/4.0	0.5/3.0	0.5/2.6	0.4/2.4

⁽¹⁾ At least 1000 consecutive readings were used to calculate the RMS and peak-to-peak noise values in this table.



Table 4. Input-Referred Noise ($\mu V_{RMS}/\mu V_{PP}$) in High-Resolution Mode 5V Analog Supply and 4V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	-3dB BANDWIDTH (Hz)	PGA GAIN = 1	PGA GAIN = 2	PGA GAIN = 3	PGA GAIN = 4	PGA GAIN = 6	PGA GAIN = 8	PGA GAIN = 12
000	32000	8398	521/5388	260/2900	173/1946	130/1403	87/917	65/692	44/483
001	16000	4193	86/1252	43/633	29/402	22/298	15/206	11/141	7/91
010	8000	2096	17/207	9/112	6/71	4/57	3/36	3/29	2/18
011	4000	1048	6.4/48.2	3.4/25.9	2.417.7	1.9/15.4	1.5/11.2	1.3/9.6	1.1/8.2
100	2000	524	4.2/29.9	2.3/15.9	1.6/11.1	1.3/9.3	1.0/7.5	0.9/6.6	0.8/5.8
101	1000	262	2.9/18.8	1.6/10.4	1.1/7.8	0.9/6.1	0.7/4.9	0.6/4.7	0.6/3.9
110	500	131	2.0/12.8	1.1/7.2	0.8/5.2	0.7/4.0	0.5/3.3	0.5/3.3	0.4/2.7

⁽¹⁾ At least 1000 consecutive readings were used to calculate the RMS and peak-to-peak noise values in this table.

Table 5. Input-Referred Noise ($\mu V_{RMS}/\mu V_{PP}$) in Low-Power Mode 5V Analog Supply and 4V Reference⁽¹⁾

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	-3dB BANDWIDTH (Hz)	PGA GAIN = 1	PGA GAIN = 2	PGA GAIN = 3	PGA GAIN = 4	PGA GAIN = 6	PGA GAIN = 8	PGA GAIN = 12
000	16000	4193	526/5985	263/2953	175/1918	132/1410	88/896	66/681	44/458
001	8000	2096	88/1201	44/619	29/411	22/280	15/191	11/139	7/83
010	4000	1048	17/208	9/103	6/62	4/52	3/37	2/25	2/16
011	2000	524	6.0/41.1	3.3/23.3	2.2/15.5	1.8/12.3	1.3/9.8	1.1/7.8	0.9/6.5
100	1000	262	4.1/27.1	2.3/14.8	1.5/10.1	1.2/8.1	0.9/6.0	0.8/5.4	0.7/4.4
101	500	131	2.9/17.4	1.6/9.6	1.1/6.6	0.9/5.9	0.7/4.3	0.6/3.4	0.5/3.2
110	250	65	2.1/11.9	1.1/6.6	0.8/4.6	0.6/3.7	0.5/3.0	0.4/2.5	0.4/2.2

At least 1000 consecutive readings were used to calculate the RMS and peak-to-peak noise values in this table.

Table 6. Typical WCT Performance

PARAMETER	ANY ONE (A, B, or C)	ANY TWO (A+B, A+C, or B+C)	ALL THREE (A+B+C)	UNIT TY
Integrated noise	540	382	312	nV _{RMS}
Power	53	59	65	μW
–3dB BW	30	59	89	kHz
Slew rate	BW limited	BW limited	BW limited	W 1007 - ON
WWW.	100Y.COM.TW	WWW.100X.C	ON.TW Y	MMM:100X:CO

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100Y.COM.

WWW.100Y.COM.TW



PIN CONFIGURATIONS

ZXG PACKAGE BGA-64 (TOP VIEW, SOLDER BUMPS ON BOTTOM SIDE)

INKE	INIOD	INOD	INIAD	INIED	INICD	INIZD	INIOD
IN1P	IN2P	IN3P	IN4P	IN5P	IN6P	IN7P	IN8P
IN1N	IN2N	IN3N	IN4N	IN5N	IN6N	IN7N	IN8N
		30(3)					
VREFP	VCAP4	TESTN_ PACE_OUT2	TESTP_ PACE_OUT1	WCT	RLDINV	RLDOUT	RLDIN
W <>							
			$C(\widehat{Q})$	11,,			
VREFN	RESP_ MODP	RESP_ MODN	RESV1	AVSS	RLDREF	AVDD	AVDD
					\bigcirc M		
VCAP1	PWDN	GPIO1	GPIO4	AVSS	AVSS	AVSS	AVSS
VCAP2	RESET	DAISY_IN	GPIO3	DRDY	AVDD	AVDD	AVDD
						\bigcirc	
DGND	START	CS	GPIO2	DGND	DGND	VCAP3	AVDD1
		\bigcirc		(30)		()	
DIN	CLK	SCLK	DOUT	DVDD	DVDD	CLKSEL	AVSS1
\bigcirc		\mathbf{N}		$\mathcal{O}(\mathcal{O})$	$O_N(\bigcirc)^{AA}$		

Table 7. BGA PIN ASSIGNMENTS

NAME	TERMINAL	FUNCTION	DESCRIPTION
IN8P ⁽¹⁾	1 100 1A	Analog input	Differential analog positive input 8 (ADS1298/8R)
IN7P ⁽¹⁾	1B	Analog input	Differential analog positive input 7 (ADS1298/8R)
IN6P ⁽¹⁾	1C CO	Analog input	Differential analog positive input 6 (ADS1296/8/6R/8R)
IN5P ⁽¹⁾	.1 1D	Analog input	Differential analog positive input 5 (ADS1296/8/6R/8R)
IN4P ⁽¹⁾	1E	Analog input	Differential analog positive input 4
IN3P ⁽¹⁾	1F	Analog input	Differential analog positive input 3
IN2P ⁽¹⁾	1G	Analog input	Differential analog positive input 2
IN1P ⁽¹⁾	1H 100	Analog input	Differential analog positive input 1
IN8N ⁽¹⁾	2A	Analog input	Differential analog negative input 8 (ADS1298/8R)
IN7N ⁽¹⁾	2B	Analog input	Differential analog negative input 7 (ADS1298/8R)
IN6N ⁽¹⁾	2C	Analog input	Differential analog negative input 6 (ADS1296/8/6R/8R)
IN5N ⁽¹⁾	2D	Analog input	Differential analog negative input 5 (ADS1296/8/6R/8R)
IN4N ⁽¹⁾	2E	Analog input	Differential analog negative input 4
IN3N ⁽¹⁾	2F	Analog input	Differential analog negative input 3
IN2N ⁽¹⁾	2G	Analog input	Differential analog negative input 2
IN1N ⁽¹⁾	2H	Analog input	Differential analog negative input 1

Connect unused terminals to AVDD.




Table 7. BGA PIN ASSIGNMENTS (continued)

NAME	TERMINAL	FUNCTION	DESCRIPTION
RLDIN ⁽²⁾	3A	Analog input	Right leg drive input to MUX
RLDOUT	3B	Analog output	Right leg drive output
RLDINV	3C	Analog input/output	Right leg drive inverting input
WCT	3D	Analog output	Wilson Central Terminal output
TESTP_PACE_OUT1 (2)	3E	Analog input/buffer output	Internal test signal/single-ended buffer output based on register settings
ESTN_PACE_OUT2(2)	3F	Analog input/output	Internal test signal/single-ended buffer output based on register settings
VCAP4	3G	Analog output	Analog bypass capacitor
VREFP	3H	Analog input/output	Positive reference voltage
AVDD	4A	Supply	Analog supply
AVDD	4B	Supply	Analog supply
RLDREF	4C	Analog input	Right leg drive noninverting input
AVSS	4D	Supply	Analog ground
RESV1	4E	Digital input	Reserved for future use; must tie to logic low (DGND).
RESP_MODN	4F	Analog output	ADS1294R/6R/8R: modulation clock for respiration measurement, negative side. ADS1294/6/8: leave floating.
RESP_MODP	4G	Analog output	ADS1294R/6R/8R: modulation clock for respiration measurement, positive side. ADS1294/6/8: leave floating.
VREFN	4H	Analog input	Negative reference voltage
AVSS	5A	Supply	Analog ground
AVSS	5B	Supply	Analog ground
AVSS	5C	Supply	Analog ground
AVSS	5D	Supply	Analog ground
GPIO4	5E	Digital input/output	GPIO4 in normal mode
GPIO1	5F	Digital input/output	General purpose input/output pin
PWDN	5G	Digital input	Power-down; active low
VCAP1	5H	Analog input/output	Analog bypass capacitor
AVDD	6A	Supply	Analog supply
AVDD	6B	Supply	Analog supply Analog supply
AVDD	6C		
DRDY		Supply	Analog supply
- V	6D	Digital output	Data ready; active low
GPIO3	6E	Digital input/output	GPIO3 in normal mode
DAISY_IN	6F	Digital input	Daisy-chain input; if not used, short to DGND.
RESET	6G	Digital input	System reset; active low
VCAP2	6H	- N.	Analog bypass capacitor
AVDD1	7A	Supply	Analog supply for charge pump
VCAP3	7B	0 M · · · · ·	Analog bypass capacitor; internally generated AVDD + 1.9V.
DGND	7C	Supply	Digital ground
DGND	7D	Supply	Digital ground
GPIO2	7E	Digital input/output	General-purpose input/output pin
<u>CS</u>	7F	Digital input	SPI chip select; active low
START	7G	Digital input	Start conversion
DGND	7H	Supply	Digital ground
AVSS1	8A	Supply	Analog ground for charge pump
CLKSEL	8B	Digital input	Master clock select
DVDD	8C	Supply	Digital power supply
DVDD	8D	Supply	Digital power supply
DOUT	8E	Digital output	SPI data out
SCLK	8F	Digital input	SPI clock
CLK	8G	Digital input/output	External Master clock input or internal clock output.
DIN	8H	Digital input	SPI data in

(2) Connect unused terminals to AVDD.



PAG PACKAGE TQFP-64 (TOP VIEW)



Submit Documentation Feedback

WWW.100Y.COM



Table 8. PAG PIN ASSIGNMENTS

NAME	PIN	FUNCTION	DESCRIPTION
IN8N ⁽¹⁾	1	Analog input	Differential analog negative input 8 (ADS1298)
IN8P ⁽¹⁾	2	Analog input	Differential analog positive input 8 (ADS1298)
IN7N ⁽¹⁾	3	Analog input	Differential analog negative input 7 (ADS1298)
IN7P ⁽¹⁾	4	Analog input	Differential analog positive input 7 (ADS1298)
IN6N ⁽¹⁾	5	Analog input	Differential analog negative input 6 (ADS1296/8)
IN6P ⁽¹⁾	6	Analog input	Differential analog positive input 6 (ADS1296/8)
IN5N ⁽¹⁾	7	Analog input	Differential analog negative input 5 (ADS1296/8)
IN5P ⁽¹⁾	8	Analog input	Differential analog positive input 5 (ADS1296/8)
IN4N ⁽¹⁾	9	Analog input	Differential analog negative input 4
IN4P ⁽¹⁾	10	Analog input	Differential analog positive input 4
IN3N ⁽¹⁾	11	Analog input	Differential analog negative input 3
IN3P ⁽¹⁾	12	Analog input	Differential analog positive input 3
IN2N ⁽¹⁾	13	Analog input	Differential analog negative input 2
IN2P ⁽¹⁾	14	Analog input	Differential analog positive input 2
IN1N ⁽¹⁾	15	Analog input	Differential analog negative input 1
IN1P ⁽¹⁾	16	Analog input	Differential analog positive input 1
TESTP_PACE_OUT1 ⁽¹⁾	17	Analog input/buffer output	Internal test signal/single-ended buffer output based on register settings
TESTN_PACE_OUT2 ⁽¹⁾	18	Analog input/output	Internal test signal/single-ended buffer output based on register settings
AVDD	19	Supply	Analog supply
AVSS	20	Supply	Analog ground
AVDD	21	Supply	Analog supply
AVDD	22		
AVSS	23	Supply	Analog supply
		Supply	Analog ground
VREFP	24	Analog input/output	Positive reference voltage
VREFN	25	Analog input	Negative reference voltage
VCAP4	26	Analog output	Analog bypass capacitor
NC	27		No connection, can be connected to AVDD or AVSS with a 10 kΩ resistor
VCAP1	28	<u> </u>	Analog bypass capacitor
NC	29	4 4 4	No connection, can be connected to AVDD or AVSS with a 10 kΩ resistor
VCAP2	30	-WW.	Analog bypass capacitor
RESV1	31	Digital input	Reserved for future use; must tie to logic low (DGND).
AVSS	32	Supply	Analog ground
DGND	33	Supply	Digital ground
DIN	34	Digital input	SPI data in
PWDN	35	Digital input	Power-down; active low
RESET	36	Digital input	System reset; active low
CLK	37	Digital input/output	External Master clock input or internal clock output.
START	38	Digital input	Start conversion
CS	39	Digital input	SPI chip select; active low
SCLK	40	Digital input	SPI clock
DAISY_IN	41	Digital input	Daisy-chain input; if not used, short to DGND.
GPIO1	42	Digital input/output	General-purpose input/output pin
DOUT	43	Digital output	SPI data out
GPIO2	44	Digital input/output	General-purpose input/output pin
GPIO3	45	Digital input/output	General-purpose input/output pin
GPIO4	46	Digital input/output	General-purpose input/output pin
DRDY	47	Digital output	Data ready; active low
DVDD	48	Supply	Digital power supply
DGND	49	Supply	Digital ground
DVDD	50	Supply	Digital power supply

(1) Connect unused terminals to AVDD.



Table 8. PAG PIN ASSIGNMENTS (continued)

NAME	PIN	FUNCTION	DESCRIPTION
DGND	51	Supply	Digital ground
CLKSEL	52	Digital input	Master clock select
AVSS1	53	Supply	Analog ground
AVDD1	54	Supply	Analog supply
VCAP3	55	Analog	Analog bypass capacitor; internally generated AVDD + 1.9V
AVDD	56	Supply	Analog supply
AVSS	57	Supply	Analog ground
AVSS	58	Supply	Analog ground
AVDD	59	Supply	Analog supply
RLDREF	60	Analog input	Right leg drive noninverting input
RLDINV	61	Analog input/output	Right leg drive inverting input
RLDIN ⁽¹⁾	62	Analog input	Right leg drive input to MUX
RLDOUT	63	Analog output	Right leg drive output
WCT	64	Analog output	Wilson Central Terminal output

WWW.100Y.COM.TW


WWW.100Y.COM.

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

100Y.COM.TW




TIMING CHARACTERISTICS



NOTE: SPI settings are CPOL = 0 and CPHA = 1.

Figure 1. Serial Interface Timing



NOTE: Daisy-chain timing shown for eight-channel ADS1298, ADS1298R, and ADS1298I.

Figure 2. Daisy-Chain Interface Timing

TIMING REQUIREMENTS FOR Figure 1 AND Figure 2

Specifications apply from -40°C to +85°C, unless otherwise noted. Load on D_{OUT} = 20pF || 100kΩ.

	M.T. COM. TAN MAN. TOWN.CO	2.7V ≤	DVDD ≤	3.6V	1.65V ≤ DVDD ≤ 2V			
PARAMETER	DESCRIPTION	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{CLK}	Master clock period	414	- 1	514	414	100	514	ns
t _{CSSC}	CS low to first SCLK, setup time	6			17	1700 x	- 01	ns
t _{SCLK}	SCLK period	50	TW		66.6	×1 100	1.00	ns
t _{SPWH, L}	SCLK pulse width, high and low	15	TW		25	44	NY.C	ns
t _{DIST}	DIN valid to SCLK falling edge: setup time	10	1. 1		10	Min	ov C	ns
t _{DIHD}	Valid DIN after SCLK falling edge: hold time	10	Wille	4	11	atW.1	00 -	ns
t _{DOHD}	SCLK falling edge to invalid DOUT: hold time	10	VI.IV		10	- XXI	100%	ns
t _{DOPD}	SCLK rising edge to DOUT valid: setup time	JONY.C'	JE T	17	V	MA.	32	ns
t _{CSH}	CS high pulse	2	OM		2		1.10	t _{CLKs}
t _{CSDOD}	CS low to DOUT driven	10	COM.	7.	20	TIN	W.In.	ns
t _{SCCS}	Eighth SCLK falling edge to CS high	4	Mor	LA	4	M	TXV.10	t _{CLKs}
t _{SDECODE}	Command decode time	4	Y.Co.	TTI	4	11/1	- x1 1	t _{CLKs}
t _{CSDOZ}	CS high to DOUT Hi-Z	MINIT	V.CO	10	N	W	20	ns
t _{DISCK2ST}	DAISY_IN valid to SCLK rising edge: setup time	10	~ T C C	Mr.	10		WW	ns
t _{DISCK2HT}	DAISY_IN valid after SCLK rising edge: hold time	10	00 1.	M.	10		- 11	ns



TYPICAL CHARACTERISTICS

All plots at $T_A = +25$ °C, AVDD = 3V, AVSS = 0V, DVDD = 1.8V, internal VREFP = 2.4V, VREFN = AVSS, external clock = 2.048MHz, data rate = 500SPS, High-Resolution mode, and gain = 6, unless otherwise noted.




Figure 3.








Figure 4.





LEAKAGE CURRENT vs INPUT VOLTAGE











TYPICAL CHARACTERISTICS (continued)

All plots at T_A = +25°C, AVDD = 3V, AVSS = 0V, DVDD = 1.8V, internal VREFP = 2.4V, VREFN = AVSS, external clock = 2.048MHz, data rate = 500SPS, High-Resolution mode, and gain = 6, unless otherwise noted.



















TYPICAL CHARACTERISTICS (continued)

All plots at T_A = +25°C, AVDD = 3V, AVSS = 0V, DVDD = 1.8V, internal VREFP = 2.4V, VREFN = AVSS, external clock = 2.048MHz, data rate = 500SPS, High-Resolution mode, and gain = 6, unless otherwise noted.



Figure 15.




Figure 16.




Figure 17.

ADS1294R/6R/8R NONLINEARITY

0

Input Range (Normalized to Full-Scale)

Figure 19.

Channel 1

Channel 2

Channel 3

Channel 4

Channel 5

Channel 6

Channel 7

0.2 0.4







Figure 18.



Submit Documentation Feedback

-0.8 -0.6 -0.4 -0.2

40

30

20

10

0

-10

-20

-30


-40 -50


Integral Nonlinearity (ppm)




TYPICAL CHARACTERISTICS (continued)

All plots at $T_A = +25$ °C, AVDD = 3V, AVSS = 0V, DVDD = 1.8V, internal VREFP = 2.4V, VREFN = AVSS, external clock = 2.048MHz, data rate = 500SPS, High-Resolution mode, and gain = 6, unless otherwise noted.







勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

OVERVIEW

NOTE

The ADS1294R/6R/8R channel performance differs from the ADS1294/6/8 in regards to respiration circuitry found on channel one. Unless otherwise noted, ADS129x refers to all specifications and functional descriptions of the ADS1294, ADS1296, ADS1298, ADS1294R, ADS1296R, and ADS1298R.

The ADS129x are low-power, multichannel, simultaneously-sampling, 24-bit delta-sigma ($\Delta\Sigma$) analog-to-digital converters (ADCs) with integrated programmable gain amplifiers (PGAs). These devices integrate various ECG-specific functions that make them well-suited for scalable electrocardiogram (ECG), electroencephalography (EEG), and electromyography (EMG) applications. The devices can also be used in high-performance, multichannel data acquisition systems by powering down the ECG-specific circuitry.

The ADS129x have a highly programmable multiplexer that allows for temperature, supply, input short, and RLD measurements. Additionally, the multiplexer allows any of the input electrodes to be programmed as the patient reference drive. The PGA gain can be chosen from one of seven settings (1, 2, 3, 4, 6, 8, and 12). The ADCs in the device offer data rates from 250SPS to 32kSPS. Communication to the device is accomplished using an SPI-compatible interface. The device provides four GPIO pins for general use. Multiple devices can be synchronized using the START pin.

The internal reference can be programmed to either 2.4V or 4V. The internal oscillator generates a 2.048MHz clock. The versatile right leg drive (RLD) block allows the user to choose the average of any combination of electrodes to generate the patient drive signal. Lead-off detection can be accomplished either by using a pull-up/pull-down resistor or a current source/sink. An internal ac lead-off detection feature is also available. The device supports both hardware PACE detection and software PACE detection. The Wilson Central Terminal (WCT) block can be used to generate the WCT point of the standard 12-lead ECG.

Additionally, the ADS1294R, ADS1296R, and ADS1298R provide options for an internal respiration modulator and a demodulator circuit in the signal path of channel 1.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw






Figure 24. Functional Block Diagram WWW.100Y.COM



REGISTER MAP

Table 9 lists the various ADS129x registers.

Table 9. Register Assignments

ADDRESS	REGISTER	RESET VALUE (Hex)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Device Settin	ngs (Read-Only Regis	sters)	1001.	TIM	V	- 10 ¹	J. OM	TW		
00h	ID	XX	DEV_ID7	DEV_ID6	DEV_ID5	1	0	DEV_ID2	DEV_ID1	DEV_ID0
Global Settin	gs Across Channels		IN 100	COM.	-7	T.W.Y	-1 CO	11	1	
01h	CONFIG1	06	HR	DAISY_EN	CLK_EN	0	0	DR2	DR1	DR0
02h	CONFIG2	40	0	/ C 0	WCT_CHOP	INT_TEST	0	TEST_AMP	TEST_FREQ1	TEST_FREQ0
03h	CONFIG3	40	PD_REFBUF	V.COM.	VREF_4V	RLD_MEAS	RLDREF_INT	PD_RLD	RLD_LOFF_ SENS	RLD_STAT
04h	LOFF	00	COMP_TH2	COMP_TH1	COMP_TH0	VLEAD_OFF_ EN	ILEAD_OFF1	ILEAD_OFF0	FLEAD_OFF1	FLEAD_OFF0
Channel-Spe	cific Settings		T.WW.I	=1 CO		-111	M. in	COL	XV	
05h	CH1SET	00	PD1	GAIN12	GAIN11	GAIN10	0	MUXn2	MUXn1	MUXn0
06h	CH2SET	00	PD2	GAIN22	GAIN21	GAIN20	0	MUX22	MUX21	MUX20
07h	CH3SET	00	PD3	GAIN32	GAIN31	GAIN30	0	MUX32	MUX31	MUX30
08h	CH4SET	00	PD4	GAIN42	GAIN41	GAIN40	0	MUX42	MUX41	MUX40
09h	CH5SET (1)	00	PD5	GAIN52	GAIN51	GAIN50	0	MUX52	MUX51	MUX50
0Ah	CH6SET (1)	00	PD6	GAIN62	GAIN61	GAIN60	0	MUX62	MUX61	MUX60
0Bh	CH7SET (1)	00	PD7	GAIN72	GAIN71	GAIN70	0	MUX72	MUX71	MUX70
0Ch	CH8SET (1)	00	PD8	GAIN82	GAIN81	GAIN80	0	MUX82	MUX81	MUX80
0Dh	RLD_SENSP (2)	00	RLD8P ⁽¹⁾	RLD7P ⁽¹⁾	RLD6P ⁽¹⁾	RLD5P ⁽¹⁾	RLD4P	RLD3P	RLD2P	RLD1P
0Eh	RLD_SENSN (2)	00	RLD8N ⁽¹⁾	RLD7N ⁽¹⁾	RLD6N ⁽¹⁾	RLD5N ⁽¹⁾	RLD4N	RLD3N	RLD2N	RLD1N
0Fh	LOFF_SENSP (2)	00	LOFF8P	LOFF7P	LOFF6P	LOFF5P	LOFF4P	LOFF3P	LOFF2P	LOFF1P
10h	LOFF_SENSN (2)	00	LOFF8N	LOFF7N	LOFF6N	LOFF5N	LOFF4N	LOFF3N	LOFF2N	LOFF1N
11h	LOFF_FLIP	00	LOFF_FLIP8	LOFF_FLIP7	LOFF_FLIP6	LOFF_FLIP5	LOFF_FLIP4	LOFF_FLIP3	LOFF_FLIP2	LOFF_FLIP1
Lead-Off Sta	tus Registers (Read-	Only Regist	ers)	MAN	ON C	WT	V	100	NY.Co	TW
12h	LOFF_STATP	00	IN8P_OFF	IN7P_OFF	IN6P_OFF	IN5P_OFF	IN4P_OFF	IN3P_OFF	IN2P_OFF	IN1P_OFF
13h	LOFF_STATN	00	IN8N_OFF	IN7N_OFF	IN6N_OFF	IN5N_OFF	IN4N_OFF	IN3N_OFF	IN2N_OFF	IN1N_OFF
GPIO and OT	HER Registers	A COL		WW	W.	Com	N	MM	TOON.	WTI
14h	GPIO	0F	GPIOD4	GPIOD3	GPIOD2	GPIOD1	GPIOC4	GPIOC3	GPIOC2	GPIOC1
15h	PACE	00	0	0	0 100	PACEE1	PACEE0	PACEO1	PACEO0	PD_PACE
16h	RESP	00	RESP_ DEMOD_EN1	RESP_MOD_ EN1	1 100	RESP_PH2	RESP_PH1	RESP_PH0	RESP_CTRL1	RESP_CTRL0
17h	CONFIG4	00	RESP_FREQ2	RESP_FREQ1	RESP_FREQ0	0 0	SINGLE_ SHOT	WCT_TO_ RLD	PD_LOFF_ COMP	001.1
18h	WCT1	00	aVF_CH6	aVL_CH5	aVR_CH7	avR_CH4	PD_WCTA	WCTA2	WCTA1	WCTA0
19h	WCT2	00	PD_WCTC	PD_WCTB	WCTB2	WCTB1	WCTB0	WCTC2	WCTC1	WCTC0

CH5SET and CH6SET are not available for the ADS1294/4R. CH7SET and CH8SET registers are not available for the ADS1294/4R and ADS1296/6R.

⁽²⁾ The RLD_SENSP, PACE_SENSP, LOFF_SENSP, LOFF_SENSN, and LOFF_FLIP registers bits[5:4] are not available for the ADS1294/4R. Bits[7:6] are not available for the ADS1294/6/4R/6R.





User Register Description

ID: ID Control Register (Factory-Programmed, Read-Only)

Address = 00h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DEV_ID7	DEV_ID6	DEV_ID5	1.T ^N 1	0 10	DEV_ID2	DEV_ID1	DEV_ID0

The ID Control Register is programmed during device manufacture to indicate device characteristics.

Bits[7:5] DEV_ID[7:5]: Device family identification

These bits indicate the device family.

000 = Reserved 011 = Reserved

100 = ADS129x device family

101 = Reserved

110 = ADS129xR device family

111 = Reserved

Bit 4 This bit reads high. Bit 3 This bit reads low.

Bits[2:0] DEV_ID[2:0]: Channel number identification

These bits indicates number of channels. 000 = 4-channel ADS1294 or ADS1294R 001 = 6-channel ADS1296 or ADS1296R 010 = 8-channel ADS1298 or ADS1298R

011 = Reserved 111 = Reserved

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

> > Http://www.100y.com.tw



CONFIG1: Configuration Register 1

Address = 01h

BIT 4 BIT 7 BIT 6 BIT 5 BIT 3 BIT 2 BIT 0 BIT 1 HR DAISY EN CLK EN 0 0 DR2 DR1 DR0

Bit 7 HR: High-Resolution/Low-Power mode

This bit determines whether the device runs in Low-Power or High-Resolution mode.

0 = Low-Power mode (default) 1 = High-Resolution mode

DAISY_EN: Daisy-chain/multiple readback mode

This bit determines which mode is enabled.

0 = Daisy-chain mode (default) 1 = Multiple readback mode

Bit 5 CLK_EN: CLK connection(1)

This bit determines if the internal oscillator signal is connected to the CLK pin when the CLKSEL pin = 1.

0 = Oscillator clock output disabled (default)

1 = Oscillator clock output enabled

Bits[4:3] Must always be set to '0' Bits[2:0] DR[2:0]: Output data rate

For High-Resolution mode, $f_{MOD} = f_{CLK}/4$. For low power mode, $f_{MOD} = f_{CLK}/8$.

These bits determine the output data rate of the device.

Additional power is consumed when driving external devices.

BIT	DATA RATE	HIGH-RESOLUTION MODE(1)	LOW-POWER MODE ⁽²⁾	
000	f _{MOD} /16	32kSPS	16kSPS	
001	f _{MOD} /32	16kSPS	8kSPS	
010	f _{MOD} /64	8kSPS	4kSPS	
011 COM	f _{MOD} /128	4kSPS	2kSPS	
100	f _{MOD} /256	2kSPS	1kSPS	
101	f _{MOD} /512	1kSPS	500SPS	
110 (default)	f _{MOD} /1024	500SPS	250SPS	
111 C	Do not use	n/a	n/a	

Additional power is consumed when driving external devices.

⁽²⁾ $f_{CLK} = 2.048MHz$. WWW.100Y.COM.T





CONFIG2: Configuration Register 2

CONFIG2: Configuration Register 2										
Address = 02h	1 WWW.									
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0			
0	0	WCT_CHOP	INT_TEST	0	TEST_AMP	TEST_FREQ1	TEST_FREQ0			

Configuration Register 2 configures the test signal generation. See the *Input Multiplexer* section for more details.

Bits[7:6] Must always be set to '0'

WCT CHOP: WCT chopping scheme Bit 5

This bit determines whether the chopping frequency of WCT amplifiers is variable or fixed.

0 = Chopping frequency varies, see Table 17 1 = Chopping frequency constant at f_{MOD}/16

INT_TEST: TEST source Bit 4

> This bit determines the source for the Test signal. 0 = Test signals are driven externally (default) 1 = Test signals are generated internally

Bit 3 Must always be set to '0'

TEST_AMP: Test signal amplitude Bit 2

These bits determine the calibration signal amplitude.

0 = 1 x -(VREFP - VREFN)/2400 V (default) 1 = 2 x -(VREFP - VREFN)/2400 V

TEST_FREQ[1:0]: Test signal frequency Bits[1:0]

These bits determine the calibration signal frequency. 00 = Pulsed at $f_{CLK}/2^{21}$ (default) 01 = Pulsed at $f_{CLK}/2^{20}$

10 = Not used

11 = At dcWWW.100Y.COM.



CONFIG3: Configuration Register 3

Address = 03h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
PD_REFBUF	111111111	VREF_4V	RLD_MEAS	RLDREF_INT	PD_RLD	RLD_LOFF_SENS	RLD_STAT

Configuration Register 3 configures multi-reference and RLD operation.

Bit 7 PD_REFBUF: Power-down reference buffer

This bit determines the power-down reference buffer state.

0 = Power-down internal reference buffer (default)

1 = Enable internal reference buffer

Must always be set to '1'

Default is '1' at power-up.

Bit 5 VREF_4V: Reference voltage

This bit determines the reference voltage, VREFP.

0 = VREFP is set to 2.4V (default)

1 = VREFP is set to 4V (use only with a 5V analog supply)

RLD_MEAS: RLD measurement

This bit enables RLD measurement. The RLD signal may be measured with any channel.

0 = Open (default)

1 = RLD_IN signal is routed to the channel that has the MUX_Setting 010 (V_{REF})

RLDREF_INT: RLDREF signal Bit 3

This bit determines the RLDREF signal source.

0 = RLDREF signal fed externally (default) 1 = RLDREF signal (AVDD – AVSS)/2 generated internally

PD_RLD: RLD buffer power Bit 2

This bit determines the RLD buffer power state.

0 = RLD buffer is powered down (default)

1 = RLD buffer is enabled

Bit 1 RLD_LOFF_SENS: RLD sense function

This bit enables the RLD sense function.

0 = RLD sense is disabled (default)

1 = RLD sense is enabled

Bit 0 **RLD STAT: RLD lead-off status**

> This bit determines the RLD status. 0 = RLD is connected (default)

1 = RLD is not connected



LOFF: Lead-Off Control Register

Address = 04h

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
C	COMP_TH2	COMP_TH1	COMP_TH0	VLEAD_OFF_EN	ILEAD_OFF1	ILEAD_OFF0	FLEAD_OFF1	FLEAD_OFF0

The Lead-Off Control Register configures the Lead-Off detection operation.

Bits[7:5] COMP_TH[2:0]: Lead-off comparator threshold

These bits determine the lead-off comparator threshold level setting. See the *Lead-Off Detection* subsection of the *ECG-Specific Functions* section for a detailed description.

Comparator positive side

000 = 95% (default) 001 = 92.5% 010 = 90% 011 = 87.5% 100 = 85% 101 = 80% 110 = 75%

Comparator negative side

000 = 5% (default) 001 = 7.5% 010 = 10% 011 = 12.5% 100 = 15% 101 = 20% 110 = 25% 111 = 30%

111 = 70%

Bit 4 VLEAD_OFF_EN: Lead-off detection mode

This bit determines the lead-off detection mode.

0 = Current source mode lead-off (default)

1 = Pull-up/pull-down resistor mode lead-off

Bits[3:2] ILEAD_OFF[1:0]: Lead-off current magnitude

These bits determine the magnitude of current for the current lead-off mode.

00 = 6nA (default) 01 = 12nA 10 = 18nA 11 = 24nA

Bits[1:0] FLEAD_OFF[1:0]: Lead-off frequency

These bits determine the frequency of lead-off detect for each channel.

00 = When any bits of the LOFF_SENSP or LOFF_SENSN registers are turned on, make sure that FLEAD[1:0] are either set to 01 or 11 (default)

01 = AC lead-off detection at $f_{DR}/4$ 10 = Do not use

11 = DC lead-off detection turned on

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



CHnSET: Individual Channel Settings (n = 1 : 8)

Address = 05h to 0Ch

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
PD	GAIN2	GAIN1	GAIN0	0	MUXn2	MUXn1	MUXn0

The CH[1:8]SET Control Register configures the power mode, PGA gain, and multiplexer settings channels. See the *Input Multiplexer* section for details. CH[2:8]SET are similar to CH1SET, corresponding to the respective channels.

Bit 7 PD: Power-down

This bit determines the channel power mode for the corresponding channel.

0 = Normal operation (default) 1 = Channel power-down.

When powering down a channel, it is recommended that the channel be set to input short by setting the appropriate

MUXn[2:0] = 001 of the CHnSET register.

Bits[6:4] GAIN[2:0]: PGA gain

These bits determine the PGA gain setting.

000 = 6 (default)

001 = 1010 = 2

010 = 2

011 = 3100 = 4

100 = 4 101 = 8

110 = 12

Always write '0'

Bits[2:0] MUXn[2:0]: Channel input

These bits determine the channel input selection.

000 = Normal electrode input (default)

001 = Input shorted (for offset or noise measurements)

010 = Used in conjunction with RLD_MEAS bit for RLD measurements. See the Right Leg Drive (RLD DC Bias Circuit) subsection of the ECG-Specific Functions section for more details.

011 = MVDD for supply measurement

100 = Temperature sensor

101 = Test signal

110 = RLD_DRP (positive electrode is the driver)

111 = RLD_DRN (negative electrode is the driver)

RLD SENSP

Bit 3

Address = 0Dh

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
RLD8P	RLD7P	RLD6P	RLD5P	RLD4P	RLD3P	RLD2P	RLD1P

This register controls the selection of the positive signals from each channel for right leg drive derivation. See the Right Leg Drive (RLD DC Bias Circuit) subsection of the ECG-Specific Functions section for details.

Note that registers bits[5:4] are not available for the ADS1294/4R. Bits[7:6] are not available for the ADS1294/6/4R/6R.

RLD SENSN


Address = 0Eh

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
RLD8N	RLD7N	RLD6N	RLD5N	RLD4N	RLD3N	RLD2N	RLD1N

This register controls the selection of the negative signals from each channel for right leg drive derivation. See the *Right Leg Drive (RLD DC Bias Circuit)* subsection of the *ECG-Specific Functions* section for details.

Note that registers bits[5:4] are not available for the ADS1294/4R. Bits[7:6] are not available for the ADS1294/6/4R/6R.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





LOFF SENSP

LOFF_SENSF	100						
Address = 0Fh	I WWW.IC						
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
LOFF8P	LOFF7P	LOFF6P	LOFF5P	LOFF4P	LOFF3P	LOFF2P	LOFF1P

This register selects the positive side from each channel for lead-off detection. See the Lead-Off Detection subsection of the ECG-Specific Functions section for details. Note that the LOFF STATP register bits are only valid if the corresponding LOFF SENSP bits are set to '1'.

Note that registers bits[5:4] are not available for the ADS1294/4R. Bits[7:6] are not available for the ADS1294/6/4R/6R.

LOFF SENSN

ADS 1294/0/4	IVOIX.							
LOFF_SENS	N							
Address = 10	h							
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
LOFF8N	LOFF7N	LOFF6N	LOFF5N	LOFF4N	LOFF3N	LOFF2N	LOFF1N	

This register selects the negative side from each channel for lead-off detection. See the Lead-Off Detection subsection of the ECG-Specific Functions section for details. Note that the LOFF_STATN register bits are only valid if the corresponding LOFF_SENSN bits are set to '1'.

Note that registers bits[5:4] are not available for the ADS1294/4R. Bits[7:6] are not available for the ADS1294/6/4R/6R.

LOFF FLIP

LOFF_FLIP								
Address = 11h	JOY.COM							
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
LOFF FLIP8	LOFF FLIP7	LOFF FLIP6	LOFF FLIP5	LOFF FLIP4	LOFF FLIP3	LOFF FLIP2	LOFF FLIP1	


This register controls the direction of the current used for lead-off derivation. See the Lead-Off Detection subsection of the *ECG-Specific Functions* section for details.

LOFF STATP (Read-Only Register)

LOFF_STA Address = 1	I TP (Read-Only I 12h	Register)						
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
IN8P_OFF	IN7P_OFF	IN6P_OFF	IN5P_OFF	IN4P_OFF	IN3P_OFF	IN2P_OFF	IN1P_OFF	

This register stores the status of whether the positive electrode on each channel is on or off. See the Lead-Off Detection subsection of the ECG-Specific Functions section for details. Ignore the LOFF STATP values if the corresponding LOFF_SENSP bits are not set to '1'.

WWW.100Y.COM.TW '0' is lead-on (default) and '1' is lead-off. When the LOFF_SENSEP bits are '0', the LOFF_STATP bits should be ignored.





LOFF_STATN (Read-Only Register)

Address = 13h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
IN8N_OFF	IN7N_OFF	IN6N_OFF	IN5N_OFF	IN4N_OFF	IN3N_OFF	IN2N_OFF	IN1N_OFF

This register stores the status of whether the negative electrode on each channel is on or off. See the *Lead-Off Detection* subsection of the *ECG-Specific Functions* section for details. Ignore the LOFF_STATN values if the corresponding LOFF SENSN bits are not set to '1'.

'0' is lead-on (default) and '1' is lead-off. When the LOFF_SENSEN bits are '0', the LOFF_STATP bits should be ignored.

GPIO: General-Purpose I/O Register

Address = 14h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
GPIOD4	GPIOD3	GPIOD2	GPIOD1	GPIOC4	GPIOC3	GPIOC2	GPIOC1

The General-Purpose I/O Register controls the action of the three GPIO pins. Note that when RESP_CTRL[1:0] is in mode 01 and 11, the GPIO2, GPIO3, and GPIO4 pins are not available for use.

Bits[7:4] GPIOD[4:1]: GPIO data

These bits are used to read and write data to the GPIO ports.


When reading the register, the data returned correspond to the state of the GPIO external pins, whether they are programmed as inputs or as outputs. As outputs, a write to the GPIOD sets the output value. As inputs, a write to the GPIOD has no effect. GPIO is not available in certain respiration modes.

Bits[3:0] GPIOC[4:1]: GPIO control (corresponding GPIOD)

These bits determine if the corresponding GPIOD pin is an input or output.

0 = Output

1 = Input (default)





PACE: PACE Detect Register

PACE: PACE Detect Register											
Address = 15h	WWW.										
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0				
0	0	0	PACEE1	PACEE0	PACEO1	PACEO0	PD_PACE				

This register provides the PACE controls that configure the channel signal used to feed the external PACE detect circuitry. See the *Pace Detect* subsection of the *ECG-Specific Functions* section for details.

Bits[7:5] Must always be set to '0'

Bits[4:3] PACEE[1:0]: PACE even channels

> These bits control the selection of the even number channels available on TEST_PACE_OUT1. Note that only one channel may be selected at any time.

00 = Channel 2 (default)

01 = Channel 4

10 = Channel 6, ADS1296/8/6R/8R only

11 = Channel 8, ADS1298/8R only

Bits[2:1] PACEO[1:0]: PACE odd channels

These bits control the selection of the odd number channels available on TEST_PACE_OUT2. Note that only one channel

may be selected at any time. 00 = Channel 1 (default)

01 = Channel 3

10 = Channel 5, ADS1296/8/6R/8R only

11 = Channel 7, ADS1298/8R only

Bit 0 PD PACE: PACE detect buffer

This bit is used to enable/disable the PACE detect buffer.

0 = PACE detect buffer turned off (default)

1 = PACE detect buffer turned on



RESP: Respiration Control Register

Address = 16h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
RESP_ DEMOD_EN1	RESP_MOD_ EN1	100X COM	RESP_PH2	RESP_PH1	RESP_PH0	RESP_CTRL1	RESP_CTRL0

This register provides the controls for the respiration circuitry; see the Respiration section for details.

Bit 7 RESP_DEMOD_EN1: Enables respiration demodulation circuitry (ADS1294R/6R/8R only, for ADS1294/6/8 always write '0')

This bit enables/disables the demodulation circuitry on channel 1.

0 = RESP demodulation circuitry turned off (default)

1 = RESP demodulation circuitry turned on

RESP_MOD_EN1: Enables respiration modulation circuitry (ADS1294R/6R/8R only, for ADS1294/6/8 always write '0')

This bit enables/disables the modulation circuitry on channel 1.

0 = RESP modulation circuitry turned off (default)

1 = RESP modulation circuitry turned on

Bit 5 Reserved

Must always be set to '1' for ADS1294R/6R/8R. This bit does not have any effect for the ADS1294/6/8.

RESP_PH[2:0]: Respiration phase⁽¹⁾ Bits[4:2]

These bits control the phase of the respiration demodulation control signal. (GPIO4 is out-of-phase with GPIO3 by the phase determined by the RESP_PH bits.)

 $000 = 22.5^{\circ} \text{ (default)}$

 $001 = 45^{\circ}$

 $010 = 67.5^{\circ}$

 $011 = 90^{\circ}$

 $100 = 112.5^{\circ}$ $101 = 135^{\circ}$

 $110 = 157.5^{\circ}$

111 = N/A

Bits[1:0] RESP_CTRL[1:0]: Respiration control

These bits set the mode of the respiration circuitry.

00 = No respiration (default)

01= External respiration

10 = Internal respiration with internal signals

11 = Internal respiration with user-generated signals

RESP_PH[2:0] phase control bits only for internal respiration (RESP_CTRL = 10) and external respiration (RESP_CTRL = 01) modes when the CONFIG4.RESP_FREQ[2:0] register bits are 000b or 001b.

32





CONFIG4: Configuration Register 4

Address = 17h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
RESP_FREQ2	RESP_FREQ1	RESP_FREQ0	0	SINGLE_SHOT	WCT_TO_RLD	PD_LOFF_COMP	0

Bits[7:5] RESP_FREQ[2:0]: Respiration modulation frequency

These bits control the respiration control frequency when RESP_CTRL[1:0] = 10 or RESP_CTRL[1:0] = 10⁽¹⁾.

000 = 64kHz modulation clock

001 = 32kHz modulation clock

010 = 16kHz square wave on GPIO3 and GPIO04. Output on GPIO4 is 180 degree out of phase with GPIO3.

011 = 8kHz square wave on GPIO3 and GPIO04. Output on GPIO4 is 180 degree out of phase with GPIO3.

100 = 4kHz square wave on GPIO3 and GPIO04. Output on GPIO4 is 180 degree out of phase with GPIO3.

101 = 2kHz square wave on GPIO3 and GPIO04. Output on GPIO4 is 180 degree out of phase with GPIO3.

110 = 1kHz square wave on GPIO3 and GPIO04. Output on GPIO4 is 180 degree out of phase with GPIO3. 111 = 500Hz square wave on GPIO3 and GPIO04. Output on GPIO4 is 180 degree out of phase with GPIO3.

Modes 000 and 001 are modulation frequencies in internal and external respiration modes. In internal respiration mode, the

control signals appear at the RESP_MODP and RESP_MODN terminals. All other bit settings generate square waves as described above on GPIO4 and GPIO3.

(1) These frequencies assume f_{CLK} = 2.048MHz.

Bit 4 Must always be set to '0'

Bit 3 SINGLE_SHOT: Single-shot conversion

This bit sets the conversion mode.

0 = Continuous conversion mode (default)

1 = Single-shot mode

WCT_TO_RLD: Connects the WCT to the RLD Bit 2

This bit connects WCT to RLD.

0 = WCT to RLD connection off (default)

PD_LOFF_COMP: Lead-off comparator power-down
This bit powers down the lead of Bit 1

This bit powers down the lead-off comparators.

0 = Lead-off comparators disabled (default)

1 = Lead-off comparators enabled

Bit 0 Must always be set to '0'



WCT1: Wilson Central Terminal and Augmented Lead Control Register

Address = 18h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
aVF_CH6	aVL_CH5	aVR_CH7	aVR_CH4	PD_WCTA	WCTA2	WCTA1	WCTA0

The WCT1 control register configures the device WCT circuit channel selection and the augmented leads.

Bit 7 aVF_CH6: Enable (WCTA + WCTB)/2 to the negative input of channel 6 (ADS1296/8/6R/8R)

0 = Disabled (default)

1 = Enabled

Bit 6 aVL_CH5: Enable (WCTA + WCTC)/2 to the negative input of channel 5 (ADS1296/8/6R/8R)

0 = Disabled (default)

1 = Enabled

Bit 5 aVR_CH7: Enable (WCTB + WCTC)/2 to the negative input of channel 7 (ADS1298/8R)

0 = Disabled (default)

1 = Enabled

Bit 4 aVR_CH4: Enable (WCTB + WCTC)/2 to the negative input of channel 4

0 = Disabled (default)

1 = Enabled

Bit 3 PD_WCTA: Power-down WCTA

0 = Powered down (default)

1 = Powered on

Bits[2:0] WCTA[2:0]: WCT amplifier A channel selection; typically connected to RA electrode.

These bits select one of the eight electrode inputs of channels 1 to 4.

000 = Channel 1 positive input connected to WCTA amplifier (default)

001 = Channel 1 negative input connected to WCTA amplifier

010 = Channel 2 positive input connected to WCTA amplifier

011 = Channel 2 negative input connected to WCTA amplifier 100 = Channel 3 positive input connected to WCTA amplifier

101 = Channel 3 negative input connected to WCTA amplifier

110 = Channel 4 positive input connected to WCTA amplifier

111 = Channel 4 negative input connected to WCTA amplifier





WCT2: Wilson Central Terminal Control Register

WCT2: Wilson Central Terminal Control Register									
Address = 19	h WWW.								
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
PD_WCTC	PD_WCTB	WCTB2	WCTB1	WCTB0	WCTC2	WCTC1	WCTC0		

The WCT2 configuration register configures the device WCT circuit channel selection.

Bit 7 PD_WCTC: Power-down WCTC

0 = Powered down (default)

1 = Powered on

PD_WCTB: Power-down WCTB Bit 6

0 = Powered down (default)

1 = Powered on

Bits[5:3] WCTB[2:0]: WCT amplifier B channel selection; typically connected to LA electrode.

These bits select one of the eight electrode inputs of channels 1 to 4.

000 = Channel 1 positive input connected to WCTB amplifier (default)

001 = Channel 1 negative input connected to WCTB amplifier

010 = Channel 2 positive input connected to WCTB amplifier

011 = Channel 2 negative input connected to WCTB amplifier

100 = Channel 3 positive input connected to WCTB amplifier

101 = Channel 3 negative input connected to WCTB amplifier

110 = Channel 4 positive input connected to WCTB amplifier

WCTC[2:0]: WCT amplifier *C* channel selection; typically connected to LL electrode.

These bits select one of the eight electrode inputs of channels 4 to 4. Bits[2:0] WWW.100Y.COM.

These bits select one of the eight electrode inputs of channels 1 to 4.

000 = Channel 1 positive input connected to WCTC amplifier (default)

001 = Channel 1 negative input connected to WCTC amplifier

010 = Channel 2 positive input connected to WCTC amplifier

011 = Channel 2 negative input connected to WCTC amplifier

100 = Channel 3 positive input connected to WCTC amplifier

101 = Channel 3 negative input connected to WCTC amplifier

110 = Channel 4 positive input connected to WCTC amplifier

111 = Channel 4 negative input connected to WCTC amplifier



THEORY OF OPERATION

This section discusses the details of the ADS129x internal functional elements. The analog blocks are reviewed first, followed by the digital interface. Blocks implementing ECG-specific functions are covered in the end.

Throughout this document, f_{CLK} denotes the frequency of the signal at the CLK pin, t_{CLK} denotes the period of the signal at the CLK pin, f_{DR} denotes the output data rate, t_{DR} denotes the time period of the output data, and f_{MOD} denotes the frequency at which the modulator samples the input.

SPI INTERFACE

The SPI-compatible serial interface consists of four signals: \overline{CS} , SCLK, DIN, and DOUT. The interface reads conversion data, reads and writes registers, and controls the ADS129x operation. The DRDY output is used as a status signal to indicate when data are ready. \overline{DRDY} goes low when new data are available.

Chip Select (CS)

Chip select (\overline{CS}) selects the ADS129x devices for SPI communication. While \overline{CS} is low the serial interface is active \overline{CS} must remain low for the entire duration of the serial communication. After the serial communication is finished, always wait four or more t_{CLK} cycles before taking \overline{CS} high. When \overline{CS} is taken high, the serial interface is reset, SCLK and DIN are ignored, and DOUT enters a high-impedance state. \overline{DRDY} asserts when data conversion is complete, regardless of whether \overline{CS} is high or low.

While ADS129x is selected the device will attempt to decode and execute commands every eight serial clocks. If the devices ceases to execute serial commands, it is possible extra clock pulses were presented and placed the serial interface in an unknown state. Take CS high and back low to reset the serial interface to a known state.

Serial Clock (SCLK)

SCLK is the serial peripheral interface (SPI) serial clock. It is used to shift in commands and shift out data from the device. The serial clock (SCLK) features a Schmitt-triggered input and clocks data on the DIN and DOUT pins into and out of the ADS129x. Even though the input has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally forcing a clock event. The absolute maximum limit for SCLK is specified in the Serial Interface Timing table.

While ADS129x is selected($\overline{\text{CS}} = \text{LOW}$), the device attempts to decode and execute commands every eight serial clocks. It is therefore recommended that multiples of 8 SCLKs be presented every serial transfer to keep the interface in a normal operating mode. If the interface ceases to function because of extra serial clocks, it can be reset by toggling $\overline{\text{CS}}$ high and back to low.

For a single device, the minimum speed needed for the SCLK depends on the number of channels, number of bits of resolution, and output data rate. (For multiple cascaded devices, see the *Cascade Mode* subsection of the *Multiple Device Configuration* section.)

$$t_{SCLK} < (t_{DR} - 4t_{CLK})/(N_{BITS} \times N_{CHANNELS} + 24)$$
(1)

For example, if the ADS1298 is used in a 500SPS mode (eight channels, 24-bit resolution), the minimum SCLK speed is 110kHz.

Data retrieval can be done either by putting the device in RDATAC mode or by issuing a RDATA command for data on demand. The above SCLK rate limitation applies to RDATAC. For the RDATA command, the limitation applies if data must be read between two consecutive DRDY signals. The above calculation assumes that there are no other commands issued between data captures.

SCLK Clocking Methods

As shown in Figure 25, there are two different SCLK clocking methods to satisfy the decode timing specification shown in Figure 1 for multiple byte commands.

For SCLK speeds that meet the t_{SDECODE} timing requirement shown in Figure 1, SCLK is transmitted in a continuous stream when \overline{CS} is low. This method is not to be confused with a free-running SCLK, where SCLK operates when \overline{CS} is high. Free-running SCLK operation is not supported by this device.

Submit Documentation Feedback



For faster SCLK speeds that do not meet the t_{SDECODE} timing requirement, SCLK is transmitted in 8-bit bursts with a delay between bursts. The absolute maximum SCLK limit is specified in the *Serial Interface Timing* table. Figure 25 shows the difference between the two SCLK clocking methods for this device.




Figure 25. SCLK Clocking Methods

Data Input (DIN)

The data input pin (DIN) is used along with SCLK to communicate with the ADS129x (opcode commands and register data). The device latches data on DIN on the falling edge of SCLK.

Data Output (DOUT)

The data output pin (DOUT) is used with SCLK to read conversion and register data from the ADS129x. Data on DOUT are shifted out on the rising edge of SCLK. DOUT goes to a high-impedance state when $\overline{\text{CS}}$ is high. In read data continuous mode (see the *SPI Command Definitions* section for more details), the DOUT output line also indicates when new data are available. This feature can be used to minimize the number of connections between the device and the system controller.

Figure 26 shows the data output protocol for ADS1298.




Figure 26. SPI Bus Data Output for the ADS1298 (Eight Channels)



SPI COMMAND DEFINITIONS

The ADS129x provide flexible configuration control. The opcode commands, summarized in Table 10, control and configure the operation of the ADS129x. The opcode commands are stand-alone, except for the register read and register write operations that require a second command byte plus data. \overline{CS} can be taken high or held low between opcode commands but must stay low for the entire command operation (especially for multi-byte commands). System opcode commands and the RDATA command are decoded by the ADS129x on the seventh falling edge of SCLK. The register read/write opcodes are decoded on the eighth SCLK falling edge. Be sure to follow SPI timing requirements when pulling \overline{CS} high after issuing a command.

Table 10. Opcode Command Definitions

COMMAND	DESCRIPTION	FIRST BYTE	SECOND BYTE
System Command	ds WWW.1007.Co. TW	OY.COM.TW	
WAKEUP	Wake-up from standby mode	0000 0010 (02h)	
STANDBY	Enter standby mode	0000 0100 (04h)	
RESET	Reset the device	0000 0110 (06h)	
START	Start/restart (synchronize) conversions	0000 1000 (08h)	
STOP	Stop conversion	0000 1010 (0Ah)	N
Data Read Comm	ands VVVV	M. F. COM	TW
RDATAC	Enable Read Data Continuous mode. This mode is the default mode at power-up. (1)	0001 0000 (10h)	WT
SDATAC	Stop Read Data Continuously mode	0001 0001 (11h)	WT
RDATA	Read data by command; supports multiple read back.	0001 0010 (12h)	VI.
Register Read Co	mmands	W.100	
RREG	Read <i>n nnnn</i> registers starting at address <i>r rrrr</i>	001 <i>r rrrr</i> (2xh) ⁽²⁾	000 <i>n nnnn</i> ⁽²⁾
WREG	Write <i>n nnnn</i> registers starting at address <i>r rrrr</i>	010 <i>r rrrr</i> (4xh) ⁽²⁾	000 <i>n nnnn</i> ⁽²⁾

⁽¹⁾ When in RDATAC mode, the RREG command is ignored.

WAKEUP: Exit STANDBY Mode

This opcode exits the low-power standby mode; see the *STANDBY: Enter STANDBY Mode* subsection of the *SPI Command Definitions* section. Time is required when exiting standby mode (see the Electrical Characteristics for details). **There are no restrictions on the SCLK rate for this command and it can be issued any time.** Any subsequent command must be sent after 4 t_{CLK} cycles.

STANDBY: Enter STANDBY Mode

This opcode command enters the low-power standby mode. All parts of the circuit are shut down except for the reference section. The standby mode power consumption is specified in the Electrical Characteristics. There are no restrictions on the SCLK rate for this command and it can be issued any time. Send a WAKEUP command to return device to normal operation. Serial interface is active, thus register read/write commands are permitted while in this mode.

RESET: Reset Registers to Default Values

This command resets the digital filter cycle and returns all register settings to the respective default values. See the *Reset (RESET)* subsection of the *SPI Interface* section for more details. **There are no restrictions on the SCLK rate for this command and it can be issued any time.** 18 t_{CLK} cycles are required to execute the RESET command. Avoid sending any commands during this time.

Submit Documentation Feedback

⁽²⁾ n nnnn = number of registers to be read/written - 1. For example, to read/write three registers, set n nnnn = 0 (0010). r rrrr = starting register address for read/write opcodes.



START: Start Conversions

This opcode starts data conversions. Tie the START pin low to control conversions by command. If conversions are in progress this command has no effect. The STOP opcode command is used to stop conversions. If the START command is immediately followed by a STOP command, there must be a gap of 4 t_{CLK} cycles between the two commands. When the START opcode is sent to the device, keep the START pin low until the STOP command is issued. (See the *START* subsection of the *SPI Interface* section for more details.) **There are no restrictions on the SCLK rate for this command and it can be issued any time.**


STOP: Stop Conversions

This opcode stops conversions. Tie the START pin low to control conversions by command. When the STOP command is sent, the conversion in progress completes and further conversions are stopped. If conversions are already stopped, this command has no effect. There are no restrictions on the SCLK rate for this command and it can be issued any time.

RDATAC: Read Data Continuous

This opcode enables the output of conversion data on each DRDY without the need to issue subsequent read data opcodes. This mode places the conversion data in the output register and may be shifted out directly. The read data continuous mode is the default mode of the device and the device defaults to this mode on power-up and reset.

RDATAC mode is cancelled by the Stop Read Data Continuous command. If the device is in RDATAC mode, a SDATAC command must be issued before any other commands can be sent to the device. There is no restriction on the SCLK rate for this command. However, the subsequent data retrieval SCLKs or the SDATAC opcode command should wait at least 4 t_{CLK} cycles. The timing for RDATAC is shown in Figure 27. As Figure 27 shows, there is a *keep out* zone of 4 t_{CLK} cycles around the DRDY pulse when this command cannot be issued. If no data are retrieved from the device, DOUT and DRDY behave similarly in this mode. To retrieve data from the device after RDATAC command is issued, make sure either the START pin is high or the START command is issued. Figure 27 shows the recommended way to use the RDATAC command. RDATAC is ideally suited for applications such as data loggers or recorders where registers are set once and do not need to be re-configured.



(1) $t_{UPDATE} = 4/f_{CLK}$. Do not read data during this time.

Figure 27. RDATAC Usage

SDATAC: Stop Read Data Continuous

This opcode cancels the Read Data Continuous mode. There is no restriction on the SCLK rate for this command, but the subsequent command must wait for 4 t_{CLK} cycles.



RDATA: Read Data

Issue this command after \overline{DRDY} goes low to read the conversion result (in Stop Read Data Continuous mode). There is no restriction on the SCLK rate for this command, and there is no wait time needed for the subsequent commands or data retrieval SCLKs. To retrieve data from the device after RDATA command is issued, make sure either the START pin is high or the START command is issued. When reading data with the RDATA command, the read operation can overlap the occurrence of the next \overline{DRDY} without data corruption. Figure 28 shows the recommended way to use the RDATA command. RDATA is best suited for ECG- and EEG-type systems where register settings must be read or changed often between conversion cycles.




Figure 28. RDATA Usage

Sending Multi-Byte Commands

The ADS129x serial interface decodes commands in bytes and requires 4 t_{CLK} cycles to decode and execute. Therefore, when sending multi-byte commands, a 4 t_{CLK} period must separate the end of one byte (or opcode) and the next.

Assume CLK is 2.048 MHz, then $t_{SDECODE}$ (4 t_{CLK}) is $1.96 \mu s$. When SCLK is 16 MHz, one byte can be transferred in 500ns. This byte transfer time does not meet the $t_{SDECODE}$ specification; therefore, a delay must be inserted so the end of the second byte arrives $1.46 \mu s$ later. If SCLK is 4 MHz, one byte is transferred in $2 \mu s$. Because this transfer time exceeds the $t_{SDECODE}$ specification, the processor can send subsequent bytes without delay. In this later scenario, the serial port can be programmed to cease single-byte transfer per cycle to multiple bytes.



RREG: Read From Register

This opcode reads register data. The Register Read command is a two-byte opcode followed by the output of the register data. The first byte contains the command opcode and the register address. The second byte of the opcode specifies the number of registers to read – 1.

First opcode byte: 001*r rrrr*, where *r rrrr* is the starting register address.

Second opcode byte: 000n nnnn, where n nnnn is the number of registers to read – 1.

The 17th SCLK rising edge of the operation clocks out the MSB of the first register, as shown in Figure 29. When the device is in read data continuous mode, it is necessary to issue a SDATAC command before a RREG command can be issued. An RREG command can be issued any time. However, because this command is a multi-byte command, there are restrictions on the SCLK rate depending on the way the SCLKs are issued. See the Serial Clock (SCLK) subsection of the SPI Interface section for more details. Note that CS must be low for the entire command.




Figure 29. RREG Command Example: Read Two Registers Starting from Register 00h (ID Register) (OPCODE 1 = 0010 0000, OPCODE 2 = 0000 0001)

WREG: Write to Register

This opcode writes register data. The Register Write command is a two-byte opcode followed by the input of the register data. The first byte contains the command opcode and the register address.

The second byte of the opcode specifies the number of registers to write -1.

First opcode byte: 010*r rrrr*, where *r rrrr* is the starting register address.

Second opcode byte: 000*n* nnnn, where *n* nnnn is the number of registers to write – 1.

After the opcode bytes, the register data follows (in MSB-first format), as shown in Figure 30. WREG command can be issued any time. However, because this command is a multi-byte command, there are restrictions on the SCLK rate depending on the way the SCLKs are issued. See the Serial Clock (SCLK) subsection of the SPI Interface section for more details. Note that $\overline{\text{CS}}$ must be low for the entire command.




Figure 30. WREG Command Example: Write Two Registers Starting from 00h (ID Register) (OPCODE 1 = 0100 0000, OPCODE 2 = 0000 0001)




POWER-UP SEQUENCING

Before device power-up, all digital and analog inputs must be low. At the time of power-up, all of these signals should remain low until the power supplies have stabilized, as shown in Figure 31.

Allow for the supply voltages to reach their final value and then begin supplying the master clock signal to the CLK pin. Wait for time t_{POR}, then transmit a reset pulse using either the RESET pin or RESET command to initialize the digital portion of the chip. The RESET should be issued after tpoR or after the VCAP1 voltage is greater than 1.1 V, whichever time is longer.

- t_{POR} is described in Table 11.
- The VCAP1 pin charge time is set by the RC time constant; see Figure 53.

After releasing RESET, the configuration registers must be programmed, see the CONFIG1: Configuration Register 1 subsection of the Register Map section for details. The power-up sequence timing is shown in Table 11.



- (1) Timing to reset pulse is t_{POR} or after t_{BG} , whichever is longer.
- (2) When using an external clock, tPOR timing does not start until CLK is valid.

Figure 31. Power-Up Timing Diagram

Table 11. Power-Up Sequence Timing

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
t _{POR}	Wait after power-up until RESET	2 ¹⁸	. COn	TW W	t _{CLK}
t _{RST}	Reset low width	2	N.Ing COM	- XX	t _{CLK}

Submit Documentation Feedback



DATA ACQUISTION

This section describes the data acquisition process in relation to the START and DRDY pins, settled data, and data readback.

START

The START pin must be set high for at least 2 t_{CLK}s or the START command sent to begin conversions. When START is low or if the START command has not been sent, the device does not issue a DRDY signal (conversions are halted).

When using the START opcode to begin conversions, hold the START pin low. The ADS129x feature two modes to control conversion: continuous mode and single-shot mode. The mode is selected by SINGLE_SHOT (bit 3 of the CONFIG4 register). In multiple device configurations the START pin is used to synchronize devices (see the Multiple Device Configuration subsection of the SPI Interface section for more details).

Settling Time

The settling time (t_{SETTLE}) is the time it takes for the converter to output fully settled data when START signal is pulled high.

START Pin Low-to-High Transition or START Command Sent

When START is pulled high or when the START command is sent, the device ADCs are actively converting the input signals and DRDY is pulled high. The next falling edge of DRDY indicates that data is ready. Figure 32 shows the timing diagram and Table 12 shows the settling time for different data rates as a function of t_{CLK}. The settling time depends on f_{CLK} and the decimation ratio (controlled by the DR[2:0] bits in the CONFIG1 register).




Figure 32. Settling Time For Initial Conversion

Table 12. Settling Times for Different Data Rates

	rigure 32. Settiling Time	FOI IIIIIIII COIIVEISIOII	
DR[2:0]	Table 12. Settling Times 1	for Different Data Rates LOW-POWER MODE	UNIT JOHN
000	296	584	t _{CLK}
001	584	1160	t _{CLK}
010	1160	2312	t _{CLK}
011	2312	4616	tclk
100	4616	9224	t _{CLK}
101	9224	18440	t _{CLK}
110	18440	36872	t _{CLK}



START High and Input Signal Step

Note that when START is held high and there is a step change in the input signal, it takes $3 \times t_{DR}$ for the filter to settle to the new value. Settled data is available on the fourth DRDY pulse. This time must be considered when trying to measure narrow PACE pulses for PACE detection. Note that data is available to read at each DRDY high-to-low transition, but can be ignored.




Figure 33. Settling Time For Input Transient

Data Ready (DRDY)

DRDY is an output. When it transitions low, new conversion data are ready. The \overline{CS} signal has no effect on the data ready signal. Regardless of the status of the \overline{CS} signal, a rising edge on SCLK pulls \overline{DRDY} high. Hence, when using multiple devices in the SPI bus, it is recommended that SCLK be gated with \overline{CS} . The behavior of \overline{DRDY} is determined by whether the device is in RDATAC mode or the RDATA command is being used to read data on demand. (See the RDATAC: Read Data Continuous and RDATA: Read Data subsections of the SPI Command Definitions section for further details).

When reading data with the RDATA command, the read operation can overlap the occurrence of the next DRDY without data corruption.

The START pin or the START command is used to place the device either in normal data capture mode or pulse data capture mode.



Figure 34 shows the relationship between DRDY, DOUT, and SCLK during data retrieval (in the case of an ADS129x with a selected data rate that gives 24-bit resolution). DOUT is latched out at the rising edge of SCLK. DRDY is pulled high at the falling edge of SCLK. Note that DRDY goes high on the first falling edge SCLK regardless of whether data are being retrieved from the device or a command is being sent through the DIN pin. The data starts from the MSB of the STATUS word and then proceeds to the ADC channel data in sequential order (i.e. Channel 1, Channel 2, ..., Channel X). Channels that are powered down will still have a position in the data stream, however the data is not valid and should be ignored.




Figure 34. \overline{DRDY} with Data Retrieval ($\overline{CS} = 0$)

One consideration with the SCLK signal is that the \overline{DRDY} signal is cleared on the first SCLK falling edge, regardless of the state of \overline{CS} . No data are clocked out, but the \overline{DRDY} signal is cleared. This condition should be taken in consideration if the SPI bus is used to communicate with other devices on the same bus. Figure 35 shows a timing diagram for this multiplexing.




Figure 35. DRDY and SCLK Behavior for SPI Bus Multiplexing

Data Retrieval

Data retrieval can be accomplished in one of two methods. The read data continuous command (see the RDATAC: Read Data Continuous section) can be used to set the device in a mode to read the data continuously without sending opcodes. The read data command (see the RDATA: Read Data section) can be used to read just one data output from the device (see the SPI Command Definitions section for more details). The conversion data are read by shifting the data out on DOUT. The MSB of the data on DOUT is clocked out on the first SCLK rising edge. DRDY returns to high on the first SCLK falling edge. DIN should remain low for the entire read operation.

STATUS Word

The ADS129x data readback is preceded by a status word that provides information on the state of the ADC. The STATUS word is 24 bits long and contains the values for LOFF_STATP, LOFF_STATN, and part of the GPIO registers. The content alignment is shown in Figure 36.



Figure 36. STATUS Word Content



Readback Length

The number of bits in the data output depends on the number of channels and the number of bits per channel. The data format for each channel data is two's complement and MSB first. For the ADS129x with 32- and 64-kSPS data rates, the number of data bits is: 24 status bits + 16 bits per channel × 8 channels = 152 bits. For all other data rates, the number of data bits is: 24 status bits + 24 bits per channel × 8 channels = 216 bits. When channels are powered down using the user register setting, the corresponding channel output is set to '0'. However, the sequence of channel outputs remains the same. The ADS1294 outputs four channels of data and the ADS1296 outputs six channels of data.

The ADS129x also provide a multiple readback feature. Data can be read out multiple times by simply providing more SCLKs, in which case the MSB data byte repeats after reading the last byte. The DAISY_IN bit in the CONFIG1 register must be set to '1' for multiple readbacks.

Data Format

The ADS129x output 24 bits of data per channel in binary twos complement format, MSB first. The LSB has a weight of $V_{REF}/(2^{23}-1)$. A positive full-scale input produces an output code of 7FFFFh and the negative full-scale input produces an output code of 800000h. The output clips at these codes for signals exceeding full-scale. Table 13 summarizes the ideal output codes for different input signals. Note that for DR[2:0] = 000 and 001, the device has only 17 and 19 bits of resolution, respectively. The last seven (in 17-bit mode) or five (in 19-bit mode) bits can be ignored.

Table 13. Ideal Output Code versus Input Signal (1) (2)

INPUT SIGNAL, V _{IN} (AINP – AINN)	IDEAL OUTPUT CODE(3)
≥ V _{REF}	7FFFFh
+V _{REF} /(2 ²³ – 1)	000001h
0	00000h
-V _{REF} /(2 ²³ - 1)	CON FFFFFFh
$\leq -V_{REF} (2^{23}/2^{23} - 1)$	800000h

- (1) Only valid for 24-bit resolution data rates.
- (2) Assumes gain = 1.
- (3) Excludes effects of noise, linearity, offset, and gain error.

Single-Shot Mode

The single-shot mode is enabled by setting the SINGLE_SHOT bit in CONFIG4 register to '1'. In single-shot mode, the ADS129x perform a single conversion when the START pin is taken high or when the START opcode command is sent. As seen in Figure 39, when a conversion is complete, \overline{DRDY} goes low and further conversions are stopped. Regardless of whether the conversion data are read or not, \overline{DRDY} remains low. To begin a new conversion, take the START pin low and then back high for at least 2 t_{CLK} s, or transmit the START opcode again. Note that when switching from continuous mode to pulse mode, make sure the START signal is pulsed or issue a STOP command followed by a START command.





Figure 37. DRDY with No Data Retrieval in Single-Shot Mode

This conversion mode is provided for applications that require non-standard or non-continuous data rates. Issuing a START command or toggling the START pin high resets the digital filter, effectively dropping the data rate by a factor of four. This mode leaves the system more susceptible to aliasing effects, thus requiring more complex analog or digital filtering. Loading on the host processor increases because it must toggle the START pin or send a START command to initiate a new conversion cycle.




Continuous Mode

Conversions begin when the START pin is taken high for at least 2 t_{CLK} s or when the START opcode command is sent. As seen in Figure 38, the \overline{DRDY} output goes high when conversions are started and goes low when data are ready. Conversions continue indefinitely until the START pin is taken low or the STOP opcode command is transmitted. When the START pin is pulled low or the stop command is issued, the conversion in progress is allowed to complete. Figure 39 and Table 14 show the required timing of \overline{DRDY} to the START pin and the START/STOP opcode commands when controlling conversions in this mode. To keep the converter running continuously, the START pin can be permanently tied high. Note that when switching from pulse mode to continuous mode, the START signal is pulsed or a STOP command must be issued followed by a START command. This conversion mode is ideal for applications that require a fixed-continuous stream of conversions results.



(1) START and STOP opcode commands take effect on the seventh SCLK falling edge.

Figure 38. Continuous Conversion Mode



(1) START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.

Figure 39. START to DRDY Timing

Table 14. Timing Characteristics for Figure 39 (1)

SYMBOL	DESCRIPTION	MIN	UNIT
t _{SDSU}	START pin low or STOP opcode to DRDY setup time to halt further conversions	16	t _{CLK}
t _{DSHD}	START pin low or STOP opcode to complete current conversion	16	t _{CLK}

(1) START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.

Setting the Device for Basic Data Capture

The following section outlines the procedure to configure the device in a basic state and capture data. This procedure is intended to put the device in a data sheet condition to check if the device is working properly in the user's system. It is recommended that this procedure be followed initially to get familiar with the device settings. Once this procedure has been verified, the device can be configured as needed. For details on the timings for commands, refer to the appropriate sections in the data sheet. Also, some sample programming codes are added for the ECG-specific functions.






Figure 40. Initial Flow at Power-Up



www.ti.com

Lead-Off

Sample code to set dc lead-off with pull-up/pull-down resistors on all channels

WREG LOFF 0x13 // Comparator threshold at 95% and 5%, pull-up/pull-down resistor // DC lead-off

WREG CONFIG4 0x02 // Turn-on dc lead-off comparators

WREG LOFF_SENSP 0xFF // Turn on the P-side of all channels for lead-off sensing

WREG LOFF_SENSN 0xFF // Turn on the N-side of all channels for lead-off sensing

Observe the status bits of the output data stream to monitor lead-off status.

Right Leg Drive

Sample code to choose RLD as an average of the first three channels.

WREG RLD_SENSP 0x07 // Select channel 1—3 P-side for RLD sensing

WREG RLD_SENSN 0x07 // Select channel 1—3 N-side for RLD sensing

WREG CONFIG3 b'x1xx 1100 // Turn on RLD amplifier, set internal RLDREF voltage

Sample code to route the RLD_OUT signal through channel 4 N-side and measure RLD with channel 5. Make sure the external side to the chip RLDOUT is connected to RLDIN.

WREG CONFIG3 b'xxx1 1100 // Turn on RLD amplifier, set internal RLDREF voltage, set RLD measurement bit

WREG CH4SET b'1xxx 0111 // Route RLDIN to channel 4 N-side

WREG CH5SET b'1xxx 0010 // Route RLDIN to be measured at channel 5 w.r.t RLDREF

PACE Detection

Sample code to select channel 5 and 6 outputs for PACE

WREG PACE b'0001 0101 // Power-up PACE amplifier and select channel 5 and 6 for PACE out



DIGITAL FUNCTIONALITY

GPIO

The ADS129x have a total of four general-purpose digital I/O (GPIO) pins available in the normal mode of operation. The digital I/O pins are individually configurable as either inputs or as outputs through the GPIOC bits register. The GPIOD bits in the GPIO register control the level of the pins. When reading the GPIOD bits, the data returned are the logic level of the pins, whether they are programmed as inputs or outputs. When the GPIO pin is configured as an input, a write to the corresponding GPIOD bit has no effect. When configured as an output, a write to the GPIOD bit sets the output value.

If configured as inputs, these pins must be driven (do not float). The GPIO pins are set as inputs after power-on or after a reset. Figure 41 shows the GPIO port structure. The pins should be shorted to DGND if not used.

GPIO1 can be used as the PACEIN signal; GPIO2 is multiplexed with RESP_BLK signal; GPIO3 is multiplexed with the RESP signal; and GPIO4 is multiplexed with the RESP PH signal.




Figure 41. GPIO Port Pin

Power-Down (PWDN)

When \overline{PWDN} is pulled low, all on-chip circuitry is powered down. To exit power-down mode, take the \overline{PWDN} pin high. Upon exiting from power-down mode, the internal oscillator and the reference require time to wake up. It is recommended that during power-down the external clock is shut down to save power.

Reset (RESET)

There are two methods to reset the ADS129x: pull the RESET pin low, or send the RESET opcode command. When using the RESET pin, take it low to force a reset. Make sure to follow the minimum pulse width timing specifications before taking the RESET pin back high. The RESET command takes effect on the eighth SCLK falling edge of the opcode command. On reset it takes 18 t_{CLK} cycles to complete initialization of the configuration registers to the default states and start the conversion cycle. Note that an internal reset is automatically issued to the digital filter whenever registers CONFIG1 and RESP are set to new values with a WREG command.

Digital Decimation Filter

The digital filter receives the modulator output and decimates the data stream. By adjusting the amount of filtering, tradeoffs can be made between resolution and data rate: filter more for higher resolution, filter less for higher data rates. Higher data rates are typically used in ECG applications for implement software PACE detection and ac lead-off detection.

The digital filter on each channel consists of a third-order sinc filter. The decimation ratio on the sinc filters can be adjusted by the DR bits in the CONFIG1 register (see the *Register Map* section for details). This setting is a global setting that affects all channels and, therefore, in a device all channels operate at the same data rate.

Sinc Filter Stage (sinx/x)

The sinc filter is a variable decimation rate, third-order, low-pass filter. Data are supplied to this section of the filter from the modulator at the rate of f_{MOD} . The sinc filter attenuates the high-frequency noise of the modulator, then decimates the data stream into parallel data. The decimation rate affects the overall data rate of the converter.

Equation 2 shows the scaled Z-domain transfer function of the sinc filter.



$$|H(z)| = \left| \frac{1 - Z^{-N}}{1 - Z^{-1}} \right|^{3}$$
 (2)

The frequency domain transfer function of the sinc filter is shown in Equation 3.

$$H(f) = \frac{\sin\left(\frac{N\pi f}{f_{MOD}}\right)}{N \times \sin\left(\frac{\pi f}{f_{MOD}}\right)}$$

where:

$$N = decimation ratio$$
 (3)

The sinc filter has notches (or zeroes) that occur at the output data rate and multiples thereof. At these frequencies, the filter has infinite attenuation. Figure 42 shows the frequency response of the sinc filter and Figure 43 shows the roll-off of the sinc filter. With a step change at input, the filter takes $3 \times t_{DR}$ to settle. After a rising edge of the START signal, the filter takes t_{SETTLE} time to give the first data output. The settling time of the filters at various data rates are discussed in the START subsection of the SPI Interface section. Figure 44 and Figure 45 show the filter transfer function until $t_{MOD}/2$ and $t_{MOD}/16$, respectively, at different data rates. Figure 46 shows the transfer function extended until $t_{MOD}/2$ and $t_{MOD}/2$ are attenuated sufficiently.




Figure 42. Sinc Filter Frequency Response




Figure 43. Sinc Filter Roll-Off




Figure 44. Transfer Function of On-Chip Decimation Filters Until f_{MOD}/2




Figure 45. Transfer Function of On-Chip Decimation Filters Until f_{MOD}/16




Figure 46. Transfer Function of On-Chip Decimation Filters
Until 4f_{MOD} for DR[2:0] = 000 and DR[2:0] = 110

Clock

The ADS129x provide two different methods for device clocking: internal and external. Internal clocking is ideally suited for low-power, battery-powered systems. The internal oscillator is trimmed for accuracy at room temperature. Over the specified temperature range the accuracy varies; see the Electrical Characteristics. Clock selection is controlled by the CLKSEL pin and the CLK_EN register bit.

The CLKSEL pin selects either the internal or external clock. The CLK_EN bit in the CONFIG1 register enables and disables the oscillator clock to be output in the CLK pin. A truth table for these two pins is shown in Table 15. The CLK_EN bit is useful when multiple devices are used in a daisy-chain configuration. It is recommended that during power-down the external clock be shut down to save power.

Table 15. CLKSEL Pin and CLK EN Bit

CLKSEL PIN	CONFIG1.CLK_EN BIT	CLOCK SOURCE	CLK PIN STATUS
0	COX	External clock	Input: external clock
1	00	Internal clock oscillator	3-state
1	1007.	Internal clock oscillator	Output: internal clock oscillator




ANALOG FUNCTIONALITY

EMI Filter

An RC filter at the input acts as an EMI filter on all of the channels. The –3dB filter bandwidth is approximately 3MHz.

Input Multiplexer

The ADS129x input multiplexers are very flexible and provide many configurable signal switching options. Figure 47 shows the multiplexer on a single channel of the device. Note that the device has eight such blocks, one for each channel. TEST_PACE_OUT1, TEST_PACE_OUT2, and RLD_IN are common to all eight blocks. VINP and VINN are separate for each of the eight blocks. This flexibility allows for significant device and subsystem diagnostics, calibration, and configuration. Selection of switch settings for each channel is made by writing the appropriate values to the CHnSET[2:0] register (see the CHnSET: Individual Channel Settings section for details) and by writing the RLD_MEAS bit in the CONFIG3 register (see the CONFIG3: Configuration Register 3 subsection of the Register Map section for details). More details of the ECG-specific features of the multiplexer are presented in the Input Multiplexer subsection of the ECG-Specific Functions section.



(1) MVDD monitor voltage supply depends on channel number; see the Supply Measurements (MVDDP, MVDDN) section.

Figure 47. Input Multiplexer Block for One Channel

Device Noise Measurements

Setting CHnSET[2:0] = 001 sets the common-mode voltage of (AVDD - AVSS)/2 to both inputs of the channel. This setting can be used to test the inherent noise of the device in the user system.



Test Signals (TestP and TestN)

Setting CHnSET[2:0] = 101 provides internally-generated test signals for use in sub-system verification at power-up. This functionality allows the entire signal chain to be tested out. Although the test signals are similar to the CAL signals described in the IEC60601-2-51 specification, this feature is not intended for use in compliance testing.

Control of the test signals is accomplished through register settings (see the CONFIG2: Configuration Register 2 subsection in the Register Map section for details). TEST_AMP controls the signal amplitude and TEST_FREQ controls switching at the required frequency.

The test signals are multiplexed and transmitted out of the device at the TESTP_PACE_OUT1 and TESTN_PACE_OUT2 pins. A bit register (CONFIG2.INT_TEST = 0) deactivates the internal test signals so that the test signal can be driven externally. This feature allows the calibration of multiple devices with the same signal. The test signal feature cannot be used in conjunction with the external hardware PACE feature (see the External Hardware Approach subsection of the ECG-Specific Functions section for details).

Auxiliary Differential Input (TESTP_PACE_OUT1, TESTN_PACE_OUT2)

When hardware PACE detect is not used, the TESTP_PACE_OUT1 and TESPN_PACE_OUT2 signals can be used as a multiplexed differential input channel. These inputs can be multiplexed to any of the eight channels. The performance of the differential input signal fed through these pins is identical to the normal channel performance.

Temperature Sensor (TempP, TempN)

The ADS129x contain an on-chip temperature sensor. This sensor uses two internal diodes with one diode having a current density 16x that of the other, as shown in Figure 48. The difference in current densities of the diodes yields a difference in voltage that is proportional to absolute temperature.

As a result of the low thermal resistance of the package to the printed circuit board (PCB), the internal device temperature tracks the PCB temperature closely. Note that self-heating of the ADS129x causes a higher reading than the temperature of the surrounding PCB.

The scale factor of Equation 4 converts the temperature reading to $^{\circ}$ C. Before using this equation, the temperature reading code must first be scaled to μ V.

Temperature (°C) =
$$\frac{\text{Temperature Reading } (\mu \text{V}) - 145,300 \ \mu \text{V}}{490 \ \mu \text{V/°C}} + 25^{\circ}\text{C}$$
 (4)

Temperature Sensor Monitor




Figure 48. Measurement of the Temperature Sensor in the Input

Supply Measurements (MVDDP, MVDDN)

Setting CHnSET[2:0] = 011 sets the channel inputs to different supply voltages of the device. For channels 1, 2, 5, 6, 7, and 8, (MVDDP – MVDDN) is $[0.5 \times (AVDD - AVSS)]$; for channel 3 and for channel 4, (MVDDP – MVDDN) is DVDD/4. Note that to avoid saturating the PGA while measuring power supplies, the gain must be set to '1'. For example, if AVDD = 2.5V and AVSS = -2.5V, then the measurement result would be 2.5V.



Lead-Off Excitation Signals (LoffP, LoffN)

The lead-off excitation signals are fed into the multiplexer before the switches. The comparators that detect the lead-off condition are also connected to the multiplexer block before the switches. For a detailed description of the lead-off block, refer to the *Lead-Off Detection* subsection in the *ECG-Specific Functions* section.

Auxiliary Single-Ended Input

The RLD_IN pin is primarily used for routing the right leg drive signal to any of the electrodes in case the right leg drive electrode falls off. However, the RLD_IN pin can be used as a multiple single-ended input channel. The signal at the RLD_IN pin can be measured with respect to the voltage at the RLD_REF pin using any of the eight channels. This measurement is done by setting the channel multiplexer setting to '010' and the RLD_MEAS bit of the CONFIG3 register to '1'.

Analog Input

The analog input to the ADS129x is fully differential. Assuming PGA = 1, the differential input (INP – INN) can span between $-V_{REF}$ to $+V_{REF}$. Note that the absolute range for INP and INN must be between AVSS – 0.3V and AVDD + 0.3V. Refer to Table 13 for an explanation of the correlation between the analog input and the digital codes. There are two general methods of driving the analog input of the ADS129x: single-ended or differential, as shown in Figure 49 and Figure 50. Note that INP and INN are 180°C out-of-phase in the differential input method. When the input is single-ended, the INN input is held at the common-mode voltage (CM), preferably at mid-supply. The INP input swings around the same common-mode voltage and the peak-to-peak amplitude swings from CM - V_{REF} to CM + V_{REF} . When the input is differential, the common-mode is given by (INP + INN)/2. Both the INP and INN inputs swing from CM + $1/2V_{REF}$ to CM - $1/2V_{REF}$. For optimal performance, it is recommended that the ADS129x devices be used in a differential configuration.




Figure 49. Methods of Driving the ADS1298: Single-Ended or Differential




Figure 50. Using the ADS1298 in the Single-Ended and Differential Input Modes



PGA Settings and Input Range

The PGA is a differential input/differential output amplifier, as shown in Figure 51. It has seven gain settings (1, 2, 3, 4, 6, 8, and 12) that can be set by writing to the CHnSET register (see the CHnSET: Individual Channel Settings subsection of the Register Map section for details). The ADS129x have CMOS inputs and hence have negligible current noise. Table 16 shows the typical values of bandwidths for various gain settings. Note that Table 16 shows the small-signal bandwidth.




Figure 51. PGA Implementation

Table 16. PGA Gain versus Small-Signal Bandwidth

GAIN	NOMINAL BANDWIDTH AT ROOM TEMPERATURE (kHz)	
1	237	
2	146	
3 3	127	
4	96	
6	64	
8	48	
12	32	

The resistor string of the PGA that implements the gain has $120k\Omega$ of resistance for a gain of 6. This resistance provides a current path across the outputs of the PGA in the presence of a differential input signal. This current is in addition to the guiescent current specified for the device in the presence of a differential signal at the input.

Input Common-Mode Range

The usable input common-mode range of the front end depends on various parameters, including the maximum differential input signal, supply voltage, PGA gain, etc. This range is described in Equation 5:

$$AVDD - 0.2 - \left[\frac{Gain \ V_{MAX_DIFF}}{2}\right] > CM > AVSS + 0.2 + \left[\frac{Gain \ V_{MAX_DIFF}}{2}\right]$$

where:

V_{MAX DIFF} = maximum differential signal at the input of the PGA

For example:

If
$$V_{DD} = 3V$$
, gain = 6, and $V_{MAX_DIFF} = 350 \text{mV}$
Then 1.25V < CM < 1.75V

Input Differential Dynamic Range

The differential (INP - INN) signal range depends on the analog supply and reference used in the system. This range is shown in Equation 6.



Max (INP – INN)
$$< \frac{V_{REF}}{Gain}$$
; Full-Scale Range = $\frac{\pm V_{REF}}{Gain} = \frac{2 V_{REF}}{Gain}$ (6)

The 3V supply, with a reference of 2.4V and a gain of 6 for ECGs, is optimized for power with a differential input signal of approximately 300mV. For higher dynamic range, a 5V supply with a reference of 4V (set by the VREF 4V bit of the CONFIG3 register) can be used to increase the differential dynamic range.

ADC ΔΣ Modulator

Each channel of the ADS129x has a 24-bit $\Delta\Sigma$ ADC. This converter uses a second-order modulator optimized for low-power applications. The modulator samples the input signal at the rate of $f_{MOD} = f_{CLK}/4$ for High-Resolution mode and $f_{MOD} = f_{CLK}/8$ for Low-Power mode. As in the case of any $\Delta\Sigma$ modulator, the noise of the ADS129x is shaped until $f_{MOD}/2$, as shown in Figure 52. The on-chip digital decimation filters explained in the next section can be used to filter out the noise at higher frequencies. These on-chip decimation filters also provide antialias filtering. This feature of the $\Delta\Sigma$ converters drastically reduces the complexity of the analog antialiasing filters that are typically needed with Nyquist ADCs.





Figure 52. Modulator Noise Spectrum Up To 0.5 x f_{MOD}

Reference

Figure 53 shows a simplified block diagram of the internal reference of the ADS129x. The reference voltage is generated with respect to AVSS. When using the internal voltage reference, connect VREFN to AVSS.



(1) For $V_{REF} = 2.4V$: $R1 = 12.5k\Omega$, $R2 = 25k\Omega$, and $R3 = 25k\Omega$. For $V_{REF} = 4V$: $R1 = 10.5k\Omega$, $R2 = 15k\Omega$, and $R3 = 35k\Omega$.

Figure 53. Internal Reference



The external band-limiting capacitors determine the amount of reference noise contribution. For high-end ECG systems, the capacitor values should be chosen such that the bandwidth is limited to less than 10Hz, so that the reference noise does not dominate the system noise. When using a 3V analog supply, the internal reference must be set to 2.4V. In case of a 5V analog supply, the internal reference can be set to 4V by setting the VREF 4V bit in the CONFIG2 register.

Alternatively, the internal reference buffer can be powered down and VREFP can be applied externally. Figure 54 shows a typical external reference drive circuitry. Power-down is controlled by the PD_REFBUF bit in the CONFIG3 register. By default the device wakes up in external reference mode.




Figure 54. External Reference Driver




MULTIPLE DEVICE CONFIGURATION

The ADS129x are designed to provide configuration flexibility when multiple devices are used in a system. The serial interface typically requires four signals: DIN, DOUT, SCLK, and $\overline{\text{CS}}$. With one additional chip select signal per device, multiple devices can be connected together. The number of signals needed to interface n devices is 3 + n.

The right leg drive amplifiers can be daisy-chained as explained in the *RLD Configuration with Multiple Devices* subsection of the *ECG-Specific Functions* section. To use the internal oscillator in a daisy-chain configuration, one of the devices must be set as the master for the clock source with the internal oscillator enabled (CLKSEL pin = 1) and the internal oscillator clock brought out of the device by setting the CLK_EN register bit to '1'. This master device clock is used as the external clock source for the other devices.

When using multiple devices, the devices can be synchronized with the START signal. The delay from START to the DRDY signal is fixed for a fixed data rate (see the *START* subsection of the *SPI Interface* section for more details on the settling times). Figure 55 shows the behavior of two devices when synchronized with the START signal as an example.

There are two ways to connect multiple devices with a optimal number of interface pins: cascade mode and daisy-chain mode.






Figure 55. Synchronizing Multiple Converters


Cascaded Mode

Figure 56a shows a configuration with two devices cascaded together. One of the devices is an ADS1298 (eight channels) and the other is an ADS1294 (four channels). Together, they create a system with 12 channels. DOUT, SCLK, and DIN are shared. Each device has its own chip select. When a device is not selected by the corresponding $\overline{\text{CS}}$ being driven to logic 1, the DOUT of this device is high-impedance. This structure allows the other device to take control of the DOUT bus. This configuration method is suitable for the majority of applications.



Daisy-Chain Mode

Daisy-chain mode is enabled by setting the DAISY_EN bit in the CONFIG1 register. Figure 56b shows the daisy-chain configuration. In this mode SCLK, DIN, and $\overline{\text{CS}}$ are shared across multiple devices. The DOUT of one device is hooked up to the DAISY_IN of the other device, thereby creating a chain. One extra SCLK must be issued between each data set. Also, when using daisy-chain mode, the multiple readback feature is not available. Short the DAISY_IN pin to digital ground if not used. Figure 2 describes the required timing for the ADS1298 shown in Figure 57. Data from the ADS1298 appear first on DOUT, followed by a *don't care* bit, and finally by the status and data words from the ADS1294.



(1) To reduce pin count, set the START pin low and use the START serial command to synchronize and start conversions.

Figure 56. Multiple Device Configurations

Important reminders when using daisy-chain mode:

- 1. One extra SCLK must be issued between each data set (See Figure 57).
- 2. All devices are configured to the same register values since \overline{CS} is shared.
- 3. Device register readback (RREG) is only valid for Device 0 in the daisy chain. Only data can be read from Device 1 to Device N, where N is the last device in the chain.




Figure 57. Daisy-Chain Timing for Figure 56b





In a case where all devices in the chain operate in the same register setting, DIN can be shared as well and thereby reduce the SPI communication signals to four, regardless of the number of devices. However, because the individual devices cannot be programmed, the RLD driver cannot be shared among the multiple devices. Furthermore, an external clock must be used.

Note that from Figure 2, the SCLK rising edge shifts data out of the ADS129x on DOUT. The SCLK rising edge is also used to latch data into the device DAISY_IN pin down the chain. This architecture allows for a faster SCLK rate speed, but it also makes the interface sensitive to board level signal delays. The more devices in the chain, the more challenging it could become to adhere to setup and hold times. A star pattern connection of SCLK to all devices, minimizing length of DOUT, and other PCB layout techniques help. Placing delay circuits such as buffers between DOUT and DAISY_IN are ways to mitigate this challenge. One other option is to insert a *D* flipflop between DOUT and DAISY_IN clocked on an inverted SCLK. Note also that daisy-chain mode requires some software overhead to recombine data bits spread across byte boundaries.

The maximum number of devices that can be daisy-chained depends on the data rate at which the device is being operated. The maximum number of devices can be estimated with Equation 7.

$$N_{\text{DEVICES}} = \frac{f_{\text{SCLK}}}{f_{\text{DR}} (N_{\text{BITS}})(N_{\text{CHANNELS}}) + 24}$$

where:

 N_{BITS} = device resolution (depends on data rate), and

 $N_{CHANNELS}$ = number of channels in the device (4, 6, or 8). (7)


For example, when the ADS1298 (eight-channel, 24-bit version) is operated at a 2kSPS data rate with a 4MHz f_{SCLK} , 10 devices can be daisy-chained.



ECG-SPECIFIC FUNCTIONS

INPUT MULTIPLEXER (REROUTING THE RIGHT LEG DRIVE SIGNAL)

The input multiplexer has ECG-specific functions for the right leg drive signal. The RLD signal is available at the RLDOUT pin once the appropriate channels are selected for the RLD derivation, feedback elements are installed external to the chip, and the loop is closed. This signal can be fed after filtering or fed directly into the RLDIN pin as shown in Figure 58. This RLDIN signal can be multiplexed into any one of the input electrodes by setting the MUX bits of the appropriate channel set registers to 110 for P-side or 111 for N-side. Figure 58 shows the RLD signal generated from channels 1, 2, and 3 and routed to the N-side of channel 8. This feature can be used to dynamically change the electrode that is used as the reference signal to drive the patient body. Note that the corresponding channel cannot be used and can be powered down.




(1) Typical values for example only.

Figure 58. Example of RLDOUT Signal Configured to be Routed to IN8N



INPUT MULTIPLEXER (MEASURING THE RIGHT LEG DRIVE SIGNAL)

Also, the RLDOUT signal can be routed to a channel (that is not used for the calculation of RLD) for measurement. Figure 59 shows the register settings to route the RLDIN signal to channel 8. The measurement is done with respect to the voltage on the RLDREF pin. If RLDREF is chosen to be internal, it would be at (AVDD + AVSS)/2. This feature is useful for debugging purposes during product development.



(1) Typical values for example only.

Figure 59. RLDOUT Signal Configured to be Read Back by Channel 8



WILSON CENTRAL TERMINAL (WCT) AND CHEST LEADS

In the standard 12-lead ECG, WCT voltage is defined as the average of Right Arm (RA), Left Arm (LA), and Left Leg (LL) electrodes. This voltage is used as the reference voltage for the measurement of the chest leads. The ADS129x has three integrated low-noise amplifiers that generate the WCT voltage. Figure 60 shows the block diagram of the implementation.




Figure 60. WCT Voltage

The devices provide flexibility to choose any one of the eight signals (IN1P to IN4N) to be routed to each of the amplifiers to generate the average. Having this flexibility allows the RA, LA, and LL electrodes to be connected to any input of the first four channels depending on the lead configuration.

Each of the three amplifiers in the WCT circuitry can be powered down individually with register settings. By powering up two amplifiers, the average of any two electrodes can be generated at the WCT pin. Powering up one amplifier provides the buffered electrode voltage at the WCT pin. Note that the WCT amplifiers have limited drive strength and thus should be buffered if used to drive a low-impedance load.

See Table 6 for performance when using any 1, 2, or 3 of the WCT buffers.


As can be seen in Table 6, the overall noise reduces when more than one WCT amplifier is powered up. This noise reduction is a result of the fact that noise is averaged by the passive summing network at the output of the amplifiers. Powering down individual buffers gives negligible power savings because a significant portion of the circuitry is shared between the three amplifiers. The bandwidth of the WCT node is limited by the RC network. The internal summing network consists of three $30k\Omega$ resistors and a 80pF capacitor. It is recommended that an external 100pF capacitor be added for optimal performance. The effective bandwidth depends on the number of amplifiers that are powered up, as shown in Table 6.

The WCT node should be only be used to drive very high input impedances (typically greater than $500M\Omega$). Typical application would be to connect this WCT signal to the negative inputs of a ADS129x to be used as a reference signal for the chest leads.



As mentioned previously in this section, all three WCT amplifiers can be connected to one of eight analog input pins. The inputs of the amplifiers are chopped and the chopping frequency varies with the data rates of the ADS129x. The chop frequency for the three highest data rates scale 1:1. For example, at 32kSPS data rate, the chop frequency is 32kHz in HR mode with WCT_CHOP = 0. The chopping frequency of the four lower data rates is fixed to 4kHz. When WCT_CHOP = 1, the chop frequency is fixed to highest data rate (that is, $f_{MOD}/16$) frequency, as shown in Table 17. The chop frequency shows itself at the output of the WCT amplifiers as a small square wave riding on dc. The amplitude of the square wave is the offset of the amplifier and is typically $5mV_{PP}$. This artifact as a result of chopping is out-of-band and thus does not interfere with ECG-related measurements. As a result of the chopping function, the input current leakage on the pins with WCT amplifiers connected sees increased leakage currents at higher data rates and as the input common voltage swings closer to 0V (AVSS), as described in Figure 61.

Note that if the output of a channel connected to the WCT amplifier (for example, the V lead channels) is connected to one of the PACE amplifiers for external PACE detection, the artifact of chopping appears at the PACE amplifier output.






Figure 61. WCT Input Leakage Current versus Input Voltage (WCT_CHOP = 0)

Figure 62. WCT Input Leakage Current versus Input Voltage (WCT_CHOP = 1)

Table 17. WCT Amplifiers Chop Frequency

CONFIG1.DR[2:0] BIT	CONFIG2.WCT_CHOP = 0	CONFIG2.WCT_CHOP = 1
000	f _{MOD} /16	f _{MOD} /16
001	f _{MOD} /32	f _{MOD} /16
010	f _{MOD} /64	f _{MOD} /16
011	f _{MOD} /128	f _{MOD} /16
100	f _{MOD} /128	f _{MOD} /16
101	f _{MOD} /128	f _{MOD} /16
110	f _{MOD} /128	f _{MOD} /16



Augmented Leads

In the typical implementation of the 12-lead ECG with eight channels, the augmented leads are calculated digitally. In certain applications, it may be required that all leads be derived in analog rather than digital. The ADS1298/8R provides the option to generate the augmented leads by routing appropriate averages to channels 5 to 7. The same three amplifiers that are used to generate the WCT signal are used to generate the Goldberger Central Terminal signals as well. Figure 63 shows an example of generating the augmented leads in analog domain. Note that in this implementation it takes more than eight channels to generate the standard 12 leads. Also, this feature is not available in the ADS1296/6R and ADS1294/4R.




Figure 63. Analog Domain Augmented Leads

Right Leg Drive with the WCT Point

In certain applications, the out-of-phase version of the WCT is used as the right leg drive reference. The ADS1298 provides the option to have a buffered version of the WCT terminal at the RLD_OUT pin. This signal can be inverted in phase using an external amplifier and used as the right leg drive. Refer to the *Right Leg Drive* (RLD DC Bias Circuit) section for more details.



LEAD-OFF DETECTION

Patient electrode impedances are known to decay over time. It is necessary to continuously monitor these electrode connections to verify a suitable connection is present. The ADS129x lead-off detection functional block provides significant flexibility to the user to choose from various lead-off detection strategies. Though called lead-off detection, this is in fact an *electrode-off* detection.

The basic principle is to inject an excitation signal and measure the response to determine if the electrode is off. As shown in the lead-off detection functional block diagram in Figure 66, this circuit provides two different methods of determining the state of the patient electrode. The methods differ in the frequency content of the excitation signal. Lead-off can be selectively done on a per channel basis using the LOFF_SENSP and LOFF_SENSN registers. Also, the internal excitation circuitry can be disabled and just the sensing circuitry can be enabled.

DC Lead-Off

In this approach, the lead-off excitation is with a dc signal. The dc excitation signal can be chosen from either a pull-up/pull-down resistor or a current source/sink, shown in Figure 64. The selection is done by setting the VLEAD_OFF_EN bit in the LOFF register. One side of the channel is pulled to supply and the other side is pulled to ground. The pull-up resistor and pull-down resistor can be swapped (as shown in Figure 65) by setting the bits in the LOFF_FLIP register. In case of current source/sink, the magnitude of the current can be set by using the ILEAD_OFF[1:0] bits in the LOFF register. The current source/sink gives larger input impedance compared to the $10M\Omega$ pull-up/pull-down resistor.




Figure 64. DC Lead-Off Excitation Options

Figure 65. LOFF_FLIP Usage

Sensing of the response can be done either by looking at the digital output code from the device or by monitoring the input voltages with an on-chip comparator. If either of the electrodes is off, the pull-up resistors and/or the pull-down resistors saturate the channel. By looking at the output code it can be determined that either the P-side or the N-side is off. To pinpoint which one is off, the comparators must be used. The input voltage is also monitored using a comparator and a 4-bit DAC whose levels are set by the COMP_TH[2:0] bits in the LOFF register. The output of the comparators are stored in the LOFF_STATP and LOFF_STATN registers. These two registers are available as a part of the output data stream. (See the *Data Output Protocol (DOUT)* subsection of the SPI Interface section.) If dc lead-off is not used, the lead-off comparators can be powered down by setting the PD LOFF COMP bit in the CONFIG4 register.

An example procedure to turn on dc lead-off is given in the *Lead-Off* subsection of the *Guide to Get Up and Running* section.



AC Lead-Off

This method uses an out-of-band ac signal for excitation. The ac signal is generated by alternatively providing pull-up resistors and pull-down resistors at the input with a fixed frequency. The ac signal is passed through an anti-aliasing filter to avoid aliasing. The frequency can be chosen by the FLEAD_OFF[1:0] bits in the LOFF register. The excitation frequency is a function of the output data rate and is $f_{DR}/4$. This out-of-band excitation signal is passed through the channel and measured at the output.

Sensing of the ac signal is done by passing the signal through the channel to digitize it and measure at the output. The ac excitation signals are introduced at a frequency that is above the band of interest, generating an out-of-band differential signal that can be filtered out separately and processed. By measuring the magnitude of the excitation signal at the output spectrum, the lead-off status can be calculated. Therefore, the ac lead-off detection can be accomplished simultaneously with the ECG signal acquisition.




Figure 66. Lead-Off Detection



RLD LEAD-OFF

The ADS129x provide two modes for determining whether the RLD is correctly connected:

- RLD lead-off detection during normal operation
- RLD lead-off detection during power-up

The following sections provide details of the two modes of operation.

RLD Lead-Off Detection During Normal Operation

During normal operation, the ADS129x RLD lead-off at power-up function cannot be used because it is necessary to power off the RLD amplifier.

RLD Lead-Off Detection At Power-Up

This feature is included in the ADS129x for use in determining whether the right leg electrode is suitably connected. At power-up, the ADS129x provide two measurement procedures to determine the RLD electrode connection status using either a current or a voltage pull-down resistor, as shown in Figure 67. The reference level of the comparator is set to determine the acceptable RLD impedance threshold.




Figure 67. RLD Lead-Off Detection at Power-Up

When the RLD amplifier is powered on, the current source has no function. Only the comparator can be used to sense the voltage at the output of the RLD amplifier. The comparator thresholds are set by the same LOFF[7:5] bits used to set the thresholds for other negative inputs.

SBAS459J - JANUARY 2010 - REVISED JANUARY 2014



www.ti.com

RIGHT LEG DRIVE (RLD DC BIAS CIRCUIT)

The right leg drive (RLD) circuitry is used as a means to counter the common-mode interference in a ECG system as a result of power lines and other sources, including fluorescent lights. The RLD circuit senses the common-mode of a selected set of electrodes and creates a negative feedback loop by driving the body with an inverted common-mode signal. The negative feedback loop restricts the common-mode movement to a narrow range, depending on the loop gain. Stabilizing the entire loop is specific to the individual user system based on the various poles in the loop. The ADS129x integrates the muxes to select the channel and an operational amplifier. All the amplifier terminals are available at the pins, allowing the user to choose the components for the feedback loop. The circuit shown in Figure 68 shows the overall functional connectivity for the RLD bias circuit.

The reference voltage for the right leg drive can be chosen to be internally generated (AVDD + AVSS)/2 or it can be provided externally with a resistive divider. The selection of an internal versus external reference voltage for the RLD loop is defined by writing the appropriate value to the RLDREF_INT bit in the CONFIG3 register.


If the RLD function is not used, the amplifier can be powered down using the PD_RLD bit (see the CONFIG3: Configuration Register 3 subsection of the Register Map section for details). This bit is also used in daisy-chain mode to power-down all but one of the RLD amplifiers.

The functionality of the RLDIN pin is explained in the *Input Multiplexer* section. An example procedure to use the RLD amplifier is shown in the *Right Leg Drive* subsection of the *Guide to Get Up and Running* section.

70

100Y.COM.TW





- (1) Typical values.
- WWW.100X.COM. (2) When CONFIG3.RLDREF_INT = 0, the RLDREF_INT switch is closed and the RLDREF_INT switch is open. When WWW.100Y.COM.TW CONFIG3.RLDREF_INT = 1, the RLDREF_INT switch is open and the RLDREF_INT switch is closed.

Figure 68. RLD Channel Selection (2)



WCT as RLD

In certain applications, the right leg drive is derived as the average of RA, LA, and LL. This level is the same as the WCT voltage. The WCT amplifier has limited drive strength and thus should be used only to drive very high impedances directly. The ADS129x provide an option to internally buffer the WCT signal by setting the WCT_TO_RLD bit in the CONFIG4 register. The RLD_OUT and RLD_INV pins should be shorted external to the device. Note that before the RLD_OUT signal is connected to the RLD electrode, an external amplifier should be used to invert the phase of the signal for negative feedback.




Figure 69. Using the WCT as the Right Leg Drive

RLD Configuration with Multiple Devices

Figure 70 shows multiple devices connected to an RLD.




Figure 70. RLD Connection for Multiple Devices





PACE DETECT

The ADS129x provide flexibility for PACE detection either in software or by external hardware. The software approach is made possible by providing sampling rates up to 32kSPS. The external hardware approach is made possible by bringing out the output of the PGA at two pins: TESTP_PACE_OUT1 and TESTN_PACE_OUT2. Note that if the WCT amplifier is connected to the signal path, the user sees switching noise as a result of chopping; see the *Wilson Central Terminal (WCT)* section for details.

Software Approach


To use the software approach, the device must be operated at 8kSPS or more to be able to capture the fastest pulse. Afterwards, digital signal processing can be used to identify the presence of the pacemaker pulse. The software approach gives the utmost flexibility to the user to be able to program the PACE detect threshold on the fly using software. This becomes increasingly important as pacemakers evolve over time. Two parameters must be considered while measuring fast PACE pulses:

- 1. The PGA bandwidth shown in Table 16.
- 2. For a step change in input, the digital decimation filter takes $3 \times t_{DR}$ to settle. The PGA bandwidth determines the gain setting that can be used and the settling time determines the data rate that the device must be operated at.

External Hardware Approach

One of the drawbacks of using the software approach is that all channels on a single device must operate at higher data rates. For systems where it is of concern, the ADS129x provide the option of bringing out the output of the PGA. External hardware circuitry can be used to detect the presence of the pulse. The output of the PACE detection logic can then be fed into the device through one of the GPIO pins. The GPIO data are transmitted through the SPI port and loaded $2t_{CLK}$ s before DRDY goes low. Two of the eight channels can be selected using register bits in the PACE register, one from the odd-numbered channels and the other from the even-numbered channels. During the differential to single-ended conversion, there is an attenuation of 0.4. Therefore, the total gain in the PACE path is equal to $(0.4 \times PGA_GAIN)$. The PACE out signals are multiplexed with the TESTP and TESTN signals through the TESTP_PACE_OUT1 and TESTN_PACE_OUT2 pins respectively. The channel selection is done by setting bits[4:1] of the PACE register. If the PACE circuitry is not used, the PACE amplifiers can be turned off using the PD_PACE bit in the PACE register.

Note that if the output of a channel connected to the WCT amplifier (for example, the *V* lead channels) is connected to one of the PACE amplifiers for external PACE detection, the artifact of chopping appears at the PACE amplifier output. Refer to the *Wilson Central Terminal (WCT)* section for more details.



(1) GPIO1 can be used as the PACE_IN signal.

Figure 71. Hardware PACE Detection Option



RESPIRATION

The ADS1294R/6R/8R provide three modes for respiration impedance measurement: external respiration, internal respiration using on-chip modulation signals, and internal respiration using user-generated modulation signals, as shown in Table 18.

Table 18. Respiration Control

RESP.RESP_CTRL[1]	RESP.RESP_CTRL[0]	MODE AVAILABLE	DESCRIPTION
COMO	0 1 100	ADS1294, ADS1296, ADS1298, ADS1294R, ADS1296R, ADS1298R	Respiration disabled
Y.COM.TW	WWW.100	ADS1294, ADS1296, ADS1298, ADS1294R, ADS1296R, ADS1298R	Generates modulation and demodulation signals for external respiration circuitry. RESP CLK signals on GPIO2, GPIO3, and GPIO4.
OY. COM.TW	0	ADS1294R, ADS1296R, ADS1298R	Respiration measurement using internally-generated RESP_MOD signals.
ONE	I INWW	ADS1294R, ADS1296R, ADS1298R ⁽¹⁾	Respiration measurement using user-generated modulation ar blocking signal.

For more information on respiration impedance measurement, refer to application note Respiration Rate Measurement Using Impedance Pneumography (SBAA181).

(1) RESP_CTRL[1:0] = 11 is not recommend if CLKSEL = 1 (internal master clock).



External Respiration Circuitry Option (RESP CTRL = 01b)

In this mode, GPIO2, GPIO3, and GPIO4 are automatically configured as outputs. The phase relationship between the signals is shown in Figure 72. GPIO2 is the exclusive-OR of GPIO3 and GPIO4, as shown in Figure 73. GPIO3 is the modulation signal, and GPIO4 is the de-modulation signal. While in this mode, the general-purpose pin function of GPIO2, GPIO3, and GPIO4 is not available. The modulation frequency can be 64kHz or 32kHz using RESP_FREQ[2:0] bits in the CONFIG4 register. The remaining bit options of RESP FREQ[2:0] generate square waves on GPIO3 and GPIO4. The exclusive-OR out on GPIO2 is only available on 64kHz and 32kHz modes. The phase of GPIO4, relative to GPIO3, is set by RESP PH[2:0] bits in the RESP register.

The mode can be used when the user implements custom respiration impedance circuitry external to the ADS129x.




Figure 72. External Respiration (RESP_CTRL = 01b) Timing Diagram

Table 19. Timing Characteristics for Figure 72 (1)

UNIT
CTN .
Degrees
ns




Figure 73. External Respiration (RESP CTRL = 01b) Block Diagram



Internal Respiration Circuitry with Internal Clock (RESP_CTRL = 10b, ADS1294R/6R/8R Only)

Figure 74 shows a block diagram of the internal respiration circuitry. The internal modulation and demodulator circuitry can be selectively used. The modulation block is controlled by the RESP_MOD_EN bit and the demodulation block is controlled by the RESP_DEMOD_EN bit. The modulation signal is a square wave of magnitude VREFP – AVSS. In this mode, the output of the modulation circuitry is available at the RESP_MODP and RESP_MODN terminals of the device. This availability allows custom filtering to be added to the square wave modulation signal. In this mode, GPIO2, GPIO3, and GPIO4 can be used for other purposes. The modulation frequency can be 64kHz or 32kHz, as set by the RESP_FREQ[2:0] bits in the CONFIG4 register. The phase of the internal demodulation signal is set by the RESP_PH[2:0] bits in the RESP register.

The ADS1294R/6R/8R channel 1 with respiration enabled mode cannot be used to acquire ECG signals. If the RA and LA leads are intended to measure respiration and ECG signals, the two leads can be wired into channel 1 for respiration and channel 2 for ECG signals.




Figure 74. Internal Respiration Block Diagram



Internal Respiration Circuitry with User-Generated Signals (RESP_CTRL = 11b, ADS1294R/6R/8R Only)

In this mode GPIO2, GPIO3, and GPIO4 are automatically configured as inputs. GPIO2, GPIO3, and GPIO4 cannot be used for other purposes. The signals must be provided as described in Figure 75. The internal master clock is not recommended in this mode.




Figure 75. Internal Respiration (RESP_CTRL = 11b) Timing Diagram


Table 20. Timing Characteristics for Figure 75 (1)

M. CO		1.65V ≤ DVDD ≤ 3.6V						
PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT			
t _{PHASE}	Respiration phase delay	0	MW. Inc.	157.5	Degrees			
t _{BLKDLY}	Modulation clock rising edge to XOR signal	Wir	0	5	ı ns			

⁽¹⁾ Specifications apply from -40°C to +85°C.

ADS129xR Application

The ADS1294R, ADS1296R, and ADS1298R channel 1 with respiration enabled mode cannot be used to acquire ECG signals. If the RA and LA leads are intended to measure respiration and ECG signals, the two leads can be wired into channel 1 for respiration and channel 2 for ECG signals, as shown in Figure 76.




NOTE: Patient and input protection circuitry not shown.

Figure 76. Typical Respiration Circuitry



Figure 77 shows a respiration test circuit. Figure 78 and Figure 79 plot noise on channel 1 for the ADS1294R/6R/8R as baseline impedance, gain, and phase are swept. The x-axis is the baseline impedance, normalized to a 29µA modulation current (as shown in Equation 8).






Figure 77. Respiration Noise Test Circuit

Figure 78. Channel 1 Noise versus Impedance for 32kHz Modulation Clock and Phase (BW = 150Hz, Respiration Modulation Clock = 32kHz)




Figure 79. Channel 1 Noise versus Impedance for 64kHz Modulation Clock and Phase (BW = 150Hz, Respiration Modulation Clock = 64kHz)

$$R_{\text{NORMALIZED}} = \frac{R_{\text{ACTUAL}} \times I_{\text{ACTUAL}}}{29\mu\text{A}}$$

where:

R_{ACTUAL} is the baseline body impedance,

 I_{ACTUAL} is the modulation current, as calculated by (VREFP - AVSS) divided by the impedance of the modulation circuit.

For example, if modulation frequency = 32kHz, $R_{ACTUAL} = 3k\Omega$, $I_{ACTUAL} = 50\mu A$, and $R_{NORMALIZED} = (3k\Omega \times 50\mu A)/29\mu A = 5.1k\Omega$.

Referring to Figure 78 and Figure 79, it can be noted that gain = 4 and phase = 112.5° yield the best performance at $6.4\mu V_{PP}$. Low-pass filtering this signal with a high-order 2Hz cutoff can reduce the noise to less than $600nV_{PP}$. The impedance resolution is $600nV_{PP}/29\mu A = 20m\Omega$.

When the modulation frequency is 32kHz, gains of 3 and 4 and phase of 112.5° and 135° are recommended.

When the modulation frequency is 64kHz, gains of 2 and 3 and phase of 135° and 157° are recommended for best performance.



PCB LAYOUT


POWER SUPPLIES AND GROUNDING

The ADS129x have three supplies: AVDD, AVDD1, and DVDD. Both AVDD and AVDD1 should be as quiet as possible. AVDD1 provides the supply to the charge pump block and has transients at f_{CLK} . Therefore, it is recommended that AVDD1 and AVSS1 be star-connected to AVDD and AVSS. It is important to eliminate noise from AVDD and AVDD1 that is non-synchronous with the ADS129x operation. Each supply of the ADS129x should be bypassed with $1\mu F$ and $0.1\mu F$ solid ceramic capacitors. It is recommended that placement of the digital circuits (DSP, microcontrollers, FPGAs, etc.) in the system is done such that the return currents on those devices do not cross the analog return path of the ADS129x. The ADS129x can be powered from unipolar or bipolar supplies.

Capacitors used for decoupling can be of surface-mount, low-cost, low-profile, multi-layer ceramic type. In most cases, the VCAP1 capacitor can also be a multi-layer ceramic, but in systems where the board is subjected to high- or low-frequency vibration, it is recommend to install a non-ferroelectric capacitor such as a tantalum or class 1 capacitor (C0G or NPO). EIA class 2 and class 3 dielectrics such as (X7R, X5R, X8R, etc.) are ferroelectric. The piezoelectric property of these capacitors can appear as electrical noise coming from the capacitor. When using internal reference, noise on the VCAP1 node results in performance degradation.

Connecting the Device to Unipolar (+3V/+1.8V) Supplies

Figure 80 illustrates the ADS129x connected to a unipolar supply. In this example, analog supply (AVDD) is referenced to analog ground (AVSS) and digital supplies (DVDD) are referenced to digital ground (DGND).




NOTE: Place the capacitors for supply, reference, WCT, and VCAP1 to VCAP4 as close to the package as possible.

Figure 80. Single-Supply Operation



Connecting the Device to Bipolar (±1.5V/1.8V) Supplies

Figure 81 illustrates the ADS129x connected to a bipolar supply. In this example, the analog supplies connect to the device analog supply (AVDD). This supply is referenced to the device analog return (AVSS), and the digital supply (DVDD) is referenced to the device digital ground return (DGND).



NOTE: Place the capacitors for supply, reference, WCT, and VCAP1 to VCAP4 as close to the package as possible.

Figure 81. Bipolar Supply Operation

SHIELDING ANALOG SIGNAL PATHS

As with any precision circuit, careful PCB layout ensures the best performance. It is essential to make short, direct interconnections and avoid stray wiring capacitance—particularly at the analog input pins and AVSS. These analog input pins are high-impedance and extremely sensitive to extraneous noise. The AVSS pin should be treated as a sensitive analog signal and connected directly to the supply ground with proper shielding. Leakage currents between the PCB traces can exceed the input bias current of the ADS129x if shielding is not implemented. Digital signals should be kept as far as possible from the analog input signals on the PCB.

ANALOG INPUT STRUCTURE

The analog input of the ADS129x is as shown in Figure 82.




Figure 82. Analog Input Protection Circuit



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cl	hanges from Revision I (January 2012) to Revision J	Page
•1	Changed NC pin discription in Pin Assignments table	13
•	Changed NC pin discription in Pin Assignments table	13
	Added graph of INTERNAL V _{REF} DRIFT vs TEMPERATURE	19
•	Changed units in TEST_AMP bit description in CONFIG2 register	25
•	Changed order of subsections in the <i>Theory of Operation</i> section	
•	Added SCLK Clocking Methods section	
0.0	Changed Power-Up Sequencing section text to clarify start-up timing	
•	Changed Figure 31	
•	Changed power-up reset wait time in Table 11	42
Ġ.	Added Data Acquisition section	43
N	Updated Figure 32	
•	Added Figure 33	44
•	Added discussion of SCLK/DRDY bus behavior to Data Ready (DRDY) section	45
•	Added Figure 35	45
N	Added STATUS Word section and Figure 36 to discuss the STATUS word	45
•	Added Readback Length section	
•	Changed Figure 40 to clarify Initial Flow at Power-Up	48
•	Changed single-ended input description to correct input range values	55
•	Changed Figure 49 to show correct input range for single-ended inputs	
•	Changed Figure 50 to show correct input range for single-ended inputs	55
•	Deleted text regarding large scale signal	56
•	Changed Figure 54 to provide a more stable external reference driver circuit	58
	WWW.100Y.COM.TW WW.TOW.TW WW.TOW	TW LTW M.TW





•	Added eighth Features bullet (list of standards supported)	1
	Deleted duplicate Digital input voltage and Digital output voltage rows from Absolute Maximum Ratings table	
<u></u>	Changed parameter name of Channel Performance, Common-mode rejection ratio and Power-supply rejection ratio parameters in Electrical Characteristics table	4
• (Updated BGA pin out	10
•	Updated Figure 24	
	Added power-down recommendation to bit 7 description of CHnSET: Individual Channel Settings section	28
0	Changed description of bit 5 in RESP: Respiration Control Register section	32
00	Corrected name of bit 6 in WCT2: Wilson Central Terminal Control Register section	35
•	Changed description of START pin in START section	43
11	Changed description of Data Ready (DRDY) section	
	Changed conversion description in Single-Shot Mode section	46
	Changed conversion description in Continuous Mode section	47
•	Changed Unit column in Table 10	47
V	Updated description of Analog Input section	55
1	Updated Figure 52	57
•	Updated Figure 58	
N	Updated Figure 59	63



Cl	nanges from Revision G (February 2011) to Revision H	Page
•	Deleted Non-Magnetic BGA Package Features bullet	1
O	Added (ADS1298) to High-Resolution mode and Low-Power mode subsection headers of Supply Current section in Electrical Characteristics table	6
۵(
•	Changed 3V Power Dissipation, <i>Quiescent channel power</i> test conditions in Electrical Characteristics table	
1.	Changed 5V Power Dissipation, <i>Quiescent channel power</i> test conditions in Electrical Characteristics table	
·	Changed footnote 1 of BGA Pin Assignments table	10
70. 70.	Added footnote 1 cross-reference to RLDIN, TESTP_PACE_OUT1, and TESTP_PACE_OUT in BGA Pin Assignments table	11
•	Changed footnote 1 of PAG Pin Assignments table	13
(0) (1)	Added footnote 1 cross-reference to TESTP_PACE_OUT1, TESTP_PACE_OUT2, and RLDIN in PAG Pin Assignments table	
•	Changed description of AVSS and AVDD in PAG Pin Assignments table	14
Ņ.	Changed title of Figure 20	18
•	Changed bit name for bits 5, 6, and 7 in ID register of Table 9	22
	Changed bit name for bits 5, 6, and 7 in ID: ID Control Register section	
•	Changed description of STANDBY: Enter STANDBY Mode section	38
N	Changed title of Table 13	
•	Updated Equation 3	
•	Updated Figure 56	60
•	Updated Figure 67	
•	Added new paragraph to Respiration section	75
•	Added footnote to Figure 76	78
•	Changed description of solid ceramic capacitor in Power Supplies and Grounding section	80
	Changed description of Connecting the Device to Bipolar (±1.5V/1.8V) Supplies section	

EWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PACKAGE OPTION ADDENDUM

14-Jan-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS1294CZXGR	ACTIVE	NFBGA	ZXG	64	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1294	Samples
ADS1294CZXGT	ACTIVE	NFBGA	ZXG	64	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1294	Samples
ADS1294IPAG	ACTIVE	TQFP	PAG	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS1294	Samples
ADS1294IPAGR	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS1294	Samples
ADS1294RIZXGR	ACTIVE	NFBGA	ZXG	64	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADS1294R	Samples
ADS1294RIZXGT	ACTIVE	NFBGA	ZXG	64	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADS1294R	Samples
ADS1296CZXGR	ACTIVE	NFBGA	ZXG	64	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1296	Samples
ADS1296CZXGT	ACTIVE	NFBGA	ZXG	64	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1296	Samples
ADS1296IPAG	ACTIVE	TQFP	PAG	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS1296	Samples
ADS1296IPAGR	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS1296	Samples
ADS1296RIZXGR	ACTIVE	NFBGA	ZXG	64	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADS1296R	Samples
ADS1296RIZXGT	ACTIVE	NFBGA	ZXG	64	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADS1296R	Samples
ADS1298CZXGR	ACTIVE	NFBGA	ZXG	64	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1298	Samples
ADS1298CZXGT	ACTIVE	NFBGA	ZXG	64	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1298	Samples
ADS1298IPAG	ACTIVE	TQFP	PAG	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS1298	Samples
ADS1298IPAGR	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS1298	Samples
ADS1298RIZXGR	ACTIVE	NFBGA	ZXG	64	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADS1298R	Samples



PACKAGE OPTION ADDENDUM

14-Jan-2014

Orderable Device	Status	Package Type	•	Pins	7	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing	N Y	Qty	(2)	(6)	(3)		(4/5)	
ADS1298RIZXGT	ACTIVE	NFBGA	ZXG	64	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADS1298R	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

14-Jan-2014 www.ti.com

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS1294CZXGR	NFBGA	ZXG	64	1000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
DS1294CZXGT	NFBGA	ZXG	64	250	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1294IPAGR	TQFP	PAG	64	1500	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
ADS1294RIZXGR	NFBGA	ZXG	64	1000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1294RIZXGT	NFBGA	ZXG	64	250	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1296CZXGR	NFBGA	ZXG	64	1000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1296CZXGT	NFBGA	ZXG	64	250	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1296IPAGR	TQFP	PAG	64	1500	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
ADS1296RIZXGR	NFBGA	ZXG	64	1000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1296RIZXGT	NFBGA	ZXG	64	250	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1 (
ADS1298CZXGR	NFBGA	ZXG	64	1000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1298CZXGT	NFBGA	ZXG	64	250	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1298IPAGR	TQFP	PAG	64	1500	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
ADS1298RIZXGR	NFBGA	ZXG	64	1000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1298RIZXGT	NFBGA	ZXG	64	250	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1

WWW.100X.C

oy.com.TW 14-Jan-2014 www ti com



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1294CZXGR	NFBGA	ZXG	64	1000	336.6	336.6	28.6
ADS1294CZXGT	NFBGA	ZXG	64	250	336.6	336.6	28.6
ADS1294IPAGR	TQFP	PAG	64	1500	367.0	367.0	45.0
ADS1294RIZXGR	NFBGA	ZXG	64	1000	336.6	336.6	28.6
ADS1294RIZXGT	NFBGA	ZXG	64	250	336.6	336.6	28.6
ADS1296CZXGR	NFBGA	ZXG	64	1000	336.6	336.6	28.6
ADS1296CZXGT	NFBGA	ZXG	64	250	336.6	336.6	28.6
ADS1296IPAGR	TQFP	PAG	64	1500	367.0	367.0	45.0
ADS1296RIZXGR	NFBGA	ZXG	64	1000	336.6	336.6	28.6
ADS1296RIZXGT	NFBGA	ZXG	64	250	336.6	336.6	28.6
ADS1298CZXGR	NFBGA	ZXG	64	1000	336.6	336.6	28.6
ADS1298CZXGT	NFBGA	ZXG	64	250	336.6	336.6	28.6
ADS1298IPAGR	TQFP	PAG	64	1500	367.0	367.0	45.0
ADS1298RIZXGR	NFBGA	ZXG	64	1000	336.6	336.6	28.6
ADS1298RIZXGT	NFBGA	ZXG	64	250	336.6	336.6	28.6


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Y.COM.TW

WWW.100Y.C

ZXG (S-PBGA-N64)

PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is lead-free.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

OOY.COM.TW

WWW.100Y.COM.TW

