

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SLAS374A-FEBRUARY 2003-REVISED JANUARY 2004

## +2.7 V to +5.5 V, I<sup>2</sup>C INTERFACE, VOLTAGE OUTPUT, 12-BIT DIGITAL-TO-ANALOG CONVERTER

### **FEATURES**

- Micropower Operation: 140 μA @ 5 V
- Power-On Reset to Zero
- +2.7-V to +5.5 V-Power Supply
- Specified Monotonic by Design
- Settling Time: 10 µs to ±0.003%FS
- I<sup>2</sup>C<sup>™</sup> Interface up to 3.4 Mbps
- On-Chip Output Buffer Amplifier, Rail-to-Rail Operation
- Double-Buffered Input Register
- Address Support for up to Two DAC7571s
- Small 6 Lead SOT Package
- Operation From –40°C to 105°C

### **APPLICATIONS**

- Process Control
- Data Acquistion Systems
- Closed-Loop Servo Control
- PC Peripherals
- Portable Instrumentation


## DESCRIPTION

The DAC7571 is a low-power, single channel, 12-bit buffered voltage output DAC. Its on-chip precision output amplifier allows rail-to-rail output swing to be achieved. The DAC7571 utilizes an I<sup>2</sup>C compatible two wire serial interface that operates at clock rates up to 3.4 Mbps with address support of up to two DAC7571s on the same data bus.

The output voltage range of the DAC is set to  $V_{DD}$ . The DAC7571 incorporates a power-on-reset circuit that ensures that the DAC output powers up at zero volts and remains there until a valid write to the device takes place. The DAC7571 contains a power-down feature, accessed via the internal control register, that reduces the current consumption of the device to 50 nA at 5 V.

The low power consumption of this part in normal operation makes it ideally suited for portable battery operated equipment. The power consumption is less than 0.7 mW at  $V_{DD}=5$  V reducing to 1  $\mu$ W in power-down mode.

The DAC7571 is available in a 6-lead SOT 23 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

I<sup>2</sup>C is a trademark of Philips Corporation.

特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



ANN COMITY

CONTW




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates

## PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE DESIGNATOR	SPECIFIED TEM- PERATURE RANGE	PACKAGE ORDERING NUMBER	TRANSPORT MEDIA
DAC7571	SOT23-6 DBV	-40°C to +105°C	DAC7571IDBVT	250 Piece Small Tape and Reel
DAC/5/1	30123-0 DBV	-40 G to +105 G	DAC7571IDBVR	3000 Piece Tape and Reel

## PIN CONFIGURATIONS



## PIN DESCRIPTION (SOT23-6)

PIN	NAME	DESCRIPTION	
1	V <sub>OUT</sub>	Analog output voltage from DAC	N
2	GND	Ground reference point for all circuitry on the part	
3	$V_{DD}$	Analog Voltage Supply Input	
4	SDA	Serial Data Input	
5	SCL	Serial Clock Input	17.
6	A0	Device Address Select	1
LOT TRACE CODE:	B=NOV, C=D	03); <b>M</b> onth (1–9 = JAN-SEP; A=OCT, DEC); <b>LL</b> – Random code generated oly is requested	DM.
OM.T	LW.	M.M.M. 1007.	COM
COL		UNITS	AT CC

# OOY.COM.

of Co.	4 5 3	CODE:	when assembly is requested	1 1 1
, CO	Lot Trace Code	MAI 100 J. COM. L.	NAM	11007
003.	ON. TW	MAN. 1007. COM	TW MY	1004
1007.0	ABSOLUTE MAXIMUM RATI	NGS <sup>(1)</sup>		WW.
.10		W. J. J.	UNITS	130
100 >	V <sub>DD</sub> to GND	100, 00		-0.3V to +6V
W.I	Digital Input voltage to GND	W. TW. IO	-0.3	$V \text{ to } +V_{DD} + 0.3 \text{ V}$
1100	V <sub>OUT</sub> to GND	100	-0.3	$V \text{ to } +V_{DD} + 0.3 \text{ V}$
TINO.	Operating temperature range			-40°C to + 105°C
11	Storage temperature range	1100	CO	-65°C to + 150°C
N.	Junction temperature range (T <sub>J</sub> max)	W. 201.	ON.	+ 150°C
N	Power dissipation	11/100	1 CO 1	$(T_J max - T_A)R_{\Theta JA}$
	Thermal impedance, $R_{\Theta JA}$		A. CONT.	240°C/W
W.	Lead temperature, soldering	Vapor phase (60s)		215°C
	100 00	Infrared (15s)	10 CO 2 CM	220°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

### ELECTRICAL CHARACTERISTICS

 $V_{DD}$  = +2.7 V to +5.5 V;  $R_L$  = 2 k $\Omega$  to GND;  $C_L$  = 200 pF to GND; all specifications -40°C to +105°C unless otherwise noted.

PARAMETER	CONDITIONS	N	MIN	TYP MAX		UNITS
STATIC PERFORMANCE (1)	4.0					
Resolution			12	100	~(	Bits
Relative accuracy			×1	±0.19	5	% of FSR
Differential nonlinearity	Assured monotonic by design			±1	1	LSB
Zero code error	All zeroes loaded to DAC register			5 20		mV
(1) Linearity calculated using a r	educed code range of 48 to 4047; output u	ınloaded.	M	1.1	200	I.Co
2	1 CO 1 T		4		700	41 CO 5
	400 x 0 0 1/2	N			0	07.
	AN. IT WILL AND	-1		W.	N.J.	
	W. 100 CON				<b>"</b>	100 x CC

Linearity calculated using a reduced code range of 48 to 4047; output unloaded. (1)



## **ELECTRICAL CHARACTERISTICS (continued)**

 $V_{DD}$  = +2.7 V to +5.5 V;  $R_L$  = 2 k $\Omega$  to GND;  $C_L$  = 200 pF to GND; all specifications -40°C to +105°C unless otherwise noted.

WWW.luuz.

PARAMETER	CONDITIONS	DAC7571	UNITS
100 %	40 M		AX
Full-scale error	All ones loaded to DAC register		.25 % of FSR
Gain error	COL	1 1 1	.25 % of FSR
Zero code error drift		±7	μV/°C
Gain temperature coefficient		±3	ppm of FSR/°C
OUTPUT CHARACTERISTIC	CS <sup>(2)</sup>	11.00	
Output voltage range	10		DD V
Output voltage settling time	1/4 Scale to 3/4 scale change (400 <sub>H</sub> to C00 <sub>H</sub>	) 8 1	0 µs
Slew rate		1	V/μs
Capacitive load stability	$R_L = \infty$ $R_L = 2k\Omega$	470 1000	ρF pF
Code change glitch impulse	1 LSB Change around major carry	20	nV-s
Digital feedthrough	1 ESS Change around major carry	0.5	nV-s
DC output impedance	4 100 CON WA	1	Ω
	V <sub>DD</sub> = +5V	50	mA
Short-circuit current	$V_{DD} = +3V$	20	mA .
- 1	Coming out of power-down mode, $V_{DD} = +5V$	2.5	μs
Power-up time	Coming out of power-down mode, V <sub>DD</sub> = +3V	5	μs
LOGIC INPUTS(3)	100 00		100
Input current		±	1 μΑ
V <sub>IN</sub> L, Input low voltage	V <sub>DD</sub> = +3V	0.3>	(V <sub>DD</sub> V
V <sub>IN</sub> H, Input high voltage	V <sub>DD</sub> = +5V	0.7×V <sub>DD</sub>	V
Pin capacitance	W ALLO		3 pF
POWER REQUIREMENTS			
$V_{DD}$		2.7 5	.5 V
I <sub>DD</sub> (normal operation)	DAC active and excluding load current	COMPAN	
$V_{DD} = +3.6V \text{ to } +5.5V$	$V_{IH} = V_{DD}$ and $V_{IL} = GND$	135 2	00 μΑ
$V_{DD} = +2.7V \text{ to } +3.6V$	$V_{IH} = V_{DD}$ and $V_{IL} = GND$	115 1	60 μΑ
I <sub>DD</sub> (all power-down modes)			
V <sub>DD</sub> = +3.6 V to +5.5 V	$V_{IH} = V_{DD}$ and $V_{IL} = GND$	0.2	1 μΑ
$V_{DD} = +2.7V \text{ to } +3.6V$	$V_{IH} = V_{DD}$ and $V_{IL} = GND$	0.05	1 μΑ
POWER EFFICIENCY		001.	
I <sub>OUT</sub> /I <sub>DD</sub>	$I_{LOAD} = 2mA, V_{DD} = +5V$	93	%
(3) Specified by design and	characterization, not production tested. characterization, not production tested.	100 J. COD	TW
(3) Specified by design and	COMITA	M.1007 630 CO	DIV
100,	CONTRA	MAI. WOLL	ON. CA
	J1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		, ,

Specified by design and characterization, not production tested.

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.Inov.COM.IW

TANKAN TOOM.TW

CONTW

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 W.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.Inox.coM.TW Http://www. 100y. com. tw

Specified by design and characterization, not production tested. WWW.looy.cc WWW.100Y.COM.T

SLAS374A-FEBRUARY 2003-REVISED JANUARY 2004

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 TEXAS **INSTRUMENTS** www.ti.com

Http://www.100y.com.tw

## DAC7571 TIMING CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNITS
- T	The state of the	Standard mode	100	100	kHz
f <sub>SCL</sub>	SCL Clock Frequency	Fast mode		400	kHz
SUL	1.70	High-speed mode, C <sub>B</sub> - 100pF max	110 1 C	3.4	MHz
	, 100 J. O. Mr.	High-Speed mode, C <sub>B</sub> - 400pF max	00,	1.7	MHz
t <sub>BUF</sub>	Bus Free Time Between a STOP	Standard mode	4.7		μs
BOI	and START Condition	Fast mode	1.3	COA	μs
	Hold Time (Repeated) START	Standard mode	4.0		μs
t <sub>HD</sub> ; t <sub>STA</sub>	Condition	Fast mode	600	11005	ns
		High-speed mode	160	1	ns
	M. W. Jo	Standard mode	4.7	10	μs
$t_{LOW}$	LOW Period of the SCL Clock	Fast mode	1.3	001.	μs
20	M. Th. To	High-speed mode, C <sub>B</sub> - 100pF max	160		ns
	1100	High-speed mode, C <sub>B</sub> - 400pF max	320	100 -	ns
N	A. A	Standard mode	4.0	1.	μs
t <sub>HIGH</sub>	HIGH Period of the SCL Clock	Fast mode	600	100	ns
		High-speed mode, C <sub>B</sub> - 100pF max	60	111.	ns
4	117	High-speed mode, C <sub>B</sub> - 400pF max	120	1100	ns
CON	Setup Time for a Repeated	Standard mode	4.7		μs
$t_{SU}; t_{STA}$	START Condition	Fast mode	600		ns
		High-speed mode	160	A A	ns
M.		Standard mode	250	N. T.	ns
t <sub>SU</sub> ; t <sub>DAT</sub>	Data Setup Time	Fast mode	100		ns
		High-speed mode	10		ns
		Standard mode	0	3.45	μs
t <sub>HD</sub> ; t <sub>DAT</sub>	Data Hold Time	Fast mode	0	0.9	μs
1.0		High-speed mode, C <sub>B</sub> - 100pF max	Ů	70	ns
-		High-speed mode, C <sub>B</sub> - 400pF max	0	150	ns
	an.	Standard mode	(20) (2.42)	1000	ns
t <sub>RCL</sub>	Rise Time of SCL Signal	Fast mode	20 + 0.1C <sub>B</sub>	300	ns
00%	TON.	High-speed mode, C <sub>B</sub> - 100pF max	10	40	ns
70-		High-speed mode, C <sub>B</sub> - 400pF max	20	80	ns
100	Rise Time of SCI Signal After a	Standard mode Fast mode	20 + 0.1C <sub>B</sub>	1000	ns
t <sub>RCL1</sub>	Rise Time of SCL Signal After a Repeated START Condition and			300	ns
110	After an Acknowledge BIT	High-speed mode, C <sub>B</sub> - 100pF max	10	80	ns
W.F		High-speed mode, C <sub>B</sub> - 400pF max	20	160	ns
17	In I Co. L.	Standard mode Fast mode	20 + 0.1C <sub>B</sub>	300	ns
t <sub>FCL</sub>	Fall Time of SCL Signal		20 + 0.1C <sub>B</sub>	300	ns
14,	1.10° 1 CO' 1.7	High-speed mode, C <sub>B</sub> - 100pF max High-speed mode, C <sub>B</sub> - 400pF max	21	80	ns
TAN	1003. COM	Standard mode	20	1000	ns
W.	IN. I W.	Standard mode Fast mode	20 + 0.1C <sub>B</sub>	300	ns
t <sub>RDA</sub>	Rise Time of SDA Signal	High-speed mode, C <sub>B</sub> - 100pF max	20 + 0.1C <sub>B</sub>		ns
	ALM.			80	ns
<b>41</b>	11 100 100	High-speed mode, C <sub>B</sub> - 400pF max	20	160	ns
	. M. W.	Standard mode	20,10,40	300	ns
$t_{FDA}$	Fall Time of SDA Signal	Fast mode	20 + 0.1C <sub>B</sub>	300	ns
•	107.	High-speed mode, C <sub>B</sub> - 100pF max	10	80	ns
	11.10	High-speed mode, C <sub>B</sub> - 400pF max	20	160	ns
	1111			107.	70 PY
	W. TW.	N. C. T.	W.	N.Tu	
	100	CON		1007	CO)
	W. Iw	OOX.COM.TW	N'	TW. I	1.0
		Un all all all all all all all all all al		$U \cap V \cap V$	7

WWW.100Y.COM.TW

WWW.100Y.COM.TV

WWW.100Y.COM.

M.M.M. TOOK CON

WWW.loox.cc

WWW.100Y.C

M.M.M. Took

WWW.10'

MAN!

WWW

NV



OOY.COM.TW

.100Y.COM.TW

W.100Y.COM.TW

NW.100Y.COM.TW

NWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.1001.COM.TW

THE TON Y. COM. TW

TAME CONT.TW

MIN

## TIMING CHARACTERISTICS (continued)

M.	SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNITS
	11	100 100	Standard mode	4.0		μs
	$t_{SU}$ ; $t_{STO}$	Setup Time for STOP Condition	Fast mode	600		ns
		1100 100	High-speed mode	160	30, 11	ns
	C <sub>B</sub>	Capacitive Load for SDA and SCL			400	pF
	to	Pulse Width of Spike Suppressed	Fast mode	1.10 ×	50	ns
	t <sub>SP</sub>	Tuise Width of Opine Supplessed	High-speed mode	14, 100	10	ns
		Noise Margin at the HIGH Level	Standard mode		1. N	. 1
	V <sub>NH</sub>	for Each Connected Device	Fast mode	0.2V <sub>DD</sub>	Op.	V
		(Including Hysteresis)	High-speed mode		01.	
	4	Noise Margin at the LOW Level for	Standard mode		100 1 CC	
N	$V_{NL}$	Each Connected Device	Fast mode	0.1V <sub>DD</sub>	.00	V
` _1		(Including Hysteresis)	High-speed mode	11	1.10	
1		100	COM		VW.1007	COL
>	<b>*</b> I	MMM.100	Y. O. M.	14.	W. L	
		100	100		N. 1100.	1000
			M. ONL		W.	13.
_ ( )	7	WY TAIN	A'COM'LA		11/10	of COM
Mir			100 X COM TW			001.
			100		W. M.	100 X .C.C.
107			勝 特 力 材 料 886-3-57531	70		100,

WWW.IUUI.

T100Y.COM.TW COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 Http://www. 100y. com. tw WWW.100Y.COM. WWW.IOOX.

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

M.M.Y. 1007.COM.TW

M.TW

OM.TW

COMITW


特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787


Http://www. 100y. com. tw




## TYPICAL CHARACTERISTICS: VDD = +5 V

At  $T_A = +25$ °C,  $+V_{DD} = +5$  V, unless otherwise noted.









1024 1536

Digital Input Code

3584

CONTW









Figure 4.

M.M.M. 10,

ANT. M. TW





N


M.TW


OM.TW

## MAN 100X CAMA MANN.100 TYPICAL CHARACTERISTICS: $V_{DD} = +5 \text{ V}$ (continued)

WWW.Innr.

At  $T_A = +25$ °C,  $+V_{DD} = +5$  V, unless otherwise noted.





WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW


WWW.100Y.COM.TW


WW.100Y.COM.TW

WWW.IOW.COM.TW

THE TON LOW. TW

CONTW





Http://www. 100v. com. tw WWW.100Y.COM. MANN 100X WWW.100Y.COM.TW

WWW.10

MAN!

WW

NY

N

M.TW

OM.TW

N.COM.TW

ONITW



N.100Y.COM

W.100Y.CC

WW.1007.C

WWW.1005

WWW.10

MAN!


NW

NY


## DAC7571 MM.100X.COM. TOOK COMELIA WWW.1007 TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V (continued)

MMM.Juux.

At  $T_A = +25$ °C,  $+V_{DD} = +5$  V, unless otherwise noted.



## LOGIC INPUT VOLTAGE



WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WW.100Y.COM.TV

WWW.100Y.COM.T

TANKAN TOOM.TW

CONTIN

Figure 13. .gur. WWW.100Y.COM.TW

## WWW.100Y.COM POWER-DOWN CURRENT SUPPLY VOLTAGE





Figure 12.

## FULL-SCALE SETTLING TIME



W.100Y.COM.T

OM.TW

COM.TW

Y.COM.TW

THE TONY COMETAN

ANN COM.TW

CONTA

oox.coM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 W.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787

WWW.Took.COM.TW Http://www. 100y. com. tw



M.TW

OM.TW


COM.TW


## MANAN-100, TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V (continued)

MMM.Juux.

At  $T_A = +25$ °C,  $+V_{DD} = +5$  V, unless otherwise noted.

### **FULL-SCALE SETTLING TIME**






Time (1µs/div)


Figure 17.

## EXITING POWER-DOWN (800<sub>H</sub>Loaded)



Time (5μs/div)

## HALF-SCALE SETTLING TIME



Time (1µs/div)

Figure 16.

### POWER-ON RESET TO 0V





Figure 18.

### CODE CHANGE GLITCH



Time (0.5µs/div)

Figure 19.

W.100

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw \*\*\*\*\*\*\*.1001

COMIT

TONY.CO

WWW.Took.COM.TW TANTAN TONY. COM. TW

Y.COM.TV

MAKAN TOOL

M.M.M. 10

Y.COM.

M.TW

OM.TW

JOM.TW


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw



## TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7V

At  $T_A = +25$ °C,  $+V_{DD} = +2.7$ V, unless otherwise noted.








Figure 22.







M.M.M. 10,

ANTIMO VANA

CONTW







M.T


OM.T

COM.T

## WWW.100 (continued) TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7V

WWW.luux.

At  $T_A = +25$ °C,  $+V_{DD} = +2.7$ V, unless otherwise noted.






Figure 29.

SUPPLY CURRENT




Figure 31.

# SOURCE AND SINK CURRENT CAPABILITY






Figure 28



**FULL SCALE SETTLING TIME** 



Time (1µs/div)

Figure 32.

TAKIN 100Y.CO

料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

T.N.

OM.T

COM.TW

JOM.TW




## WWW.100 (continued) TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7V

WWW.luux.

W.100X.COM.

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +2.7V$ , unless otherwise noted.

### **FULL SCALE SETTLING TIME**



Time (1µs/div)





Figure 35.

## EXITING-POWER DOWN (800<sub>H</sub>Loaded)




WWW.100%

## COM.T HALF SCALE SETTLING TIME



Time (1µs/div)

Figure 34.



Time (20µs/div)


Figure 36.

W.100Y.C

WW.1005

WW.10

### CODE CHANGE GLITCH



Time (0.5µs/div) W.100Y.COM.T

TANKA 100 Y.C

特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

CONTIN

TON COM.

W.100Y.COM.TW

WWW.Inox.com.TW

ANN COMITW

CONTIN




### THEORY OF OPERATION

W.100x.

## D/A SECTION

The architecture of the DAC7571 consists of a string DAC followed by an output buffer amplifier. Figure 39 shows a block diagram of the DAC architecture.



$$V_{OUT} = V_{DD} \times \frac{D}{4096}$$

N.T

where D = decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 4095.

RESISTOR STRING

NWW.100Y.COM.TW

WWW.100Y.COM.T

WWW.100Y.COM.T

WWW.100Y.COM.TW


WWW.100Y.COM.TW

WWW.100Y.COM.TW

TONY COM.

CONTIN

The resistor string section is shown in Figure 40. It is simply a string of resistors, each of value R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. It is ensured monotonic because it is a string of resistors. The negative tap of the resistor string is tied to GND. The positive tap of the resistor string is tied to V<sub>DD</sub>. M.M. 100 X. CO.M.



FIRM TOOY.CC

W.100Y.C

W.1005

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



## THEORY OF OPERATION (continued) OUTPUT AMPLIFIER

The output buffer amplifier is capable of generating rail-to-rail voltages on its output which gives an output range of 0 V to  $V_{DD}$ . It is capable of driving a load of  $2k\Omega$  in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the typical characteristics. The slew rate is 1V/µs with a half-scale settling time of 8 µs with the output unloaded.

## I<sup>2</sup>C Interface

The DAC7571 uses an I<sup>2</sup>C interface as defined by Philips Semiconductor to receive data in slave mode (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The DAC7571 supports the following data transfer modes, described in the I<sup>2</sup>C-Bus Specification: Standard Mode (100 kbit/s), Fast Mode (400 kbit/s) and High-Speed Mode (3.4 Mbit/s). Ten-bit addressing and general call addres are not supported.

For simplicity, standard mode and fast mode are referred to as F/S-mode and high-speed mode is referred to as HS-mode.

## The 2-wire I<sup>2</sup>C serial bus protocol operates as follows:

The Master initiates data transfer by establishing a Start condition. The Start condition is defined when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 41. The byte following the start condition is the address byte consisting of the 7-bit slave address followed by the  $\overline{W}$  bit.




Figure 41. START and STOP Conditions

NW.100Y.COM. The addressed Slave responds by pulling the SDA pin low during the ninth clock pulse, termed the Acknowledge bit (see Figure 42). At this stage all other devices on the bus remain idle while the selected device waits for data to be written to its shift register.




Figure 42. Acknowledge on the I<sup>2</sup>C Bus

Data is transmitted over the serial bus in sequences of nine clock cycles (8 data bits followed by an acknowledge bit. The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 43). TON.T

CON.T

TOM COM



WW.100


M.T

OM.T

COM.TW

N.COM.TW

## THEORY OF OPERATION (continued)



MAM. Junx.

Figure 43. Bit Transfer on the I<sup>2</sup>C Bus

When all data bits have been written, a Stop condition is established (see Figure 44). In writing to the DAC7571, the master must pull the SDA line high during the tenth clock pulse to establish a Stop condition.




Figure 44. Bus Protocol

CONTW

WW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.T

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.T WWW.100Y.COM.T Y.COM.TW MANN TO 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100 MW.100Y.CO

TANK IMY.COM.TW

WWW.100Y.COM.T

WWW.100Y

M.M.M. 10,

NAN!



ANNY COM.T

COMITW




Figure 45. Master Transmitter Addressing DAC7571 as a Slave Receiver With a 7-Bit Address

## **ADDRESS BYTE**

-	MSB	100	1 C	<b>9</b>				R/W	1
•	1	0	0		1	0	A0	0	Ī

TON COM

The address byte is the first byte received by the DAC7571 following the START condition from the master device. The first five bits (MSBs) of the slave address are factory preset to 100110. The next bit of the address byte is the device select bit, A0. In order for DAC7571 to respond, the logic state of address bit A0 should match the logic state of address pin A0. A maximum of two devices with the same preset code can therefore be connected on the same bus at one time. The A0 Address Input can be connected to V<sub>DD</sub> or digital ground, or can be actively driven by TTL or CMOS logic levels. The device address is set by the state of the A0 pin upon power-up of the DAC7571. The last bit of the address byte (R/W) should always be zero. Following the START condition, the DAC7571 monitors the SDA bus, checking the device type identifier being transmitted. Upon receiving the 100110 code, the appropriate device select bit and the R/W bit, the DAC7571 outputs an acknowledge signal on the SDA line. Upon receipt of a broadcast address 10010000, the DAC7571 responds regardless of the state of the A0 pin.

COMIT



### MASTER TRANSMITTER WRITING TO A SLAVE RECEIVER (DAC7571) IN STANDARD/FAST MODES

I<sup>2</sup>C protocol starts when the bus is dile, that is, when SDA and SCL lines are stable high. The master then pulls the SDA line low while SCL is still high indicting that serial data transfer has started. This is called a start condition, and can only be asserted by the master. After the start conditioin, the master generates the serial clock and puts out an address byte. While generating the bit stream, the master ensures the timing for valid data. For each valid I<sup>2</sup>C bit, the SDA line should remain stable during the entire high period of the SCL line. The address byte consists of 7 address bits (1001 100, assuming A0=0) and a direction bit (R/W=0). After sending the address byte, the master generates a ninth SCL pulse and monitors the state of the SDA line during the high period of this ninth clock cycle.

The SDA line being pulled low by a receiver during the high period of this 9th clock cylce is called an acknowledge signal. If the master receives an acknowledge signal, it knows that a DAC7571 successfully matched the address which the master sent. Upon the receipt of this acknowledge, the master knows that the communication link with a DAC7571 has been established and more data can be sent. The master continues by sending a Control/MS-byte, which sets DAC7571 operation mode and specifies the first 4 MSBs of data. After sending the Control/MS-byte, the master expects an acknowledge signal from the DAC7571. Upon the receipt of the acknowledge, the master sends an LS-byte that represents the 8 least significant bits of DAC7571's 12-bit conversion data. After receiving the LS-byte, the DAC7571 sends an acknowledge. At the falling edge of the acknowledge signal, following the LS-byte, the DAC7571 performs a digital to analog conversion. For further DAC updates, the master can keep repeating Control/MS-byte and LS-byte sequences expecting an acknowledge after each byte. After the required number of digital to analog conversions is complete, the master can break the communication link with the DAC7571 by pulling the SDA line from low to high while SCL line is high. This is called a stop condition. A stop condition brings the bus back to idle (SDA and SCL both high). A stop condition indicates that communication with the DAC7571 has ended. All devices on the bus, including the DAC7571, waits for a new start condition followed by a mtaching address byte. DAC7571 stays in a programmed state until the receipt of a stop condition.

						<u>.</u> /			
Transmitter	MSB	6	5	4	3	2	1	LSB	Comment
Master					Start	1.00			Begin Sequence <sup>(1)</sup>
Master	1	0	0	1	100	0	A0	0	Write Addressing (LSB=0, $R/\overline{W}$ = 0)
DAC7571		N		DAC7571	Acknowledge	S	100		
Master	0	0	PD1	PD0	D11	D10	D9	D8	Writing Control/MS-Byte
DAC7571				DAC7571	Acknowledge	s OU	<u>~</u>	7	
Master	D7	D6	1 D5	D4	D3	D2	D1	D0	Writing LS-Byte
DAC7571	O.			DAC7571	Acknowledge	s.	0	70°	
Master			. AN	Stop or Re	epeated Start <sup>(</sup>	2)	007.		Done
. 1110									

Table 1. Write Sequence in Standard/Fast Modes

## POWER-ON RESET

The DAC7571 contains a power-on reset circuit that controls the output voltage during power-up. On power-up, the DAC register is filled with zeros and the output voltage is 0 V. It remains at a zero-code output until a valid write sequence is made to the DAC. This is useful in applications where it is important to know the state of the DAC output while it is in the process of powering up.

### **POWER-DOWN MODES**

The DAC7571 contains four separate modes of operation. These modes are programmable via two bits (PD1 and PD0). Table 2 shows how the state of these bits correspond to the mode of operation.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100v. com. tw

<sup>1)</sup> Once DAC7571 is addressed, high-byte-low-byte sequences can repeat until a stop condition is received.

Use repeated start to secure bus operation and loop back to the stage of write addressing for next Write.



TONE COM!

Table 2. Modes of Operation for the DAC7571

PD1	PD0	OPERATING MODE
0	0	Normal Operation
0 1	1	1kΩ to AGND, PWD
DF 1	0	100kΩ to AGND, PWD
	1	High Impedance, PWD

When both bits are set to 0, the device works normally with normal power consumption of 150  $\mu$ A at 5V. However, for the three power-down modes, the supply current falls to 200 nA at 5V (50 nA at 3 V). Not only does the supply current fall but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the device is known while in power-down mode. There are three different options: The output is connected internally to AGND through a 1 k $\Omega$  resistor, a 100 k $\Omega$  resistor, or it is left open-circuited (high impedance). The output stage is illustrated in Figure 46.




Figure 46. Output Stage During Power-Down

All linear circuitry is shut down when the power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time required to exit power down is typically 2.5  $\mu$ s for AV<sub>DD</sub> = 5 V and 5  $\mu$ s for AV<sub>DD</sub> = 3V. See the Typical Characteristics for more information.

## **CURRENT CONSUMPTION**

The DAC7571 typically consumes 150  $\mu$ A at  $V_{DD} = 5$  V and 120  $\mu$ A at  $V_{DD} = 3$  V. Additional current consumption can occur due to the digital inputs if  $V_{IH} << V_{DD}$ . For most efficient power operation, CMOS logic levels are recommended at the digital inputs to the DAC. In power-down mode, typical current consumption is 200 nA. Ten to 20 ms after a power-down command is issued, the power-down current typically drops below 10 mA.

### DRIVING RESISTIVE AND CAPACITIVE LOADS

The DAC7571 output stage is capable of driving loads of up to 1000 pF while remaining stable. Within the offset and gain error margins, the DAC7571 can operate rail-to-rail when driving a capacitive load. Resistive loads of 2 k $\Omega$  can be driven by the DAC7571 while achieving a typical load regulation of 1%. As the load resistance drops below 2 k $\Omega$ , the load regulation error increases. When the outputs of the DAC are driven to the positive rail under resistive loading, the PMOS transistor of each Class-AB output stage can enter into the linear region. When this occurs, the added IR voltage drop deteriorates the linearity performance of the DAC. This may occur within approximately the top 20 mV of the DAC's digital input-to-voltage output transfer characteristic.

### **OUTPUT VOLTAGE STABILITY**

The DAC7571 exhibits excellent temperature stability of 5 ppm/°C typical output voltage drift over the specified temperature range of the device. This enables the output voltage to stay within a  $\pm 25~\mu V$  window for a  $\pm 1^{\circ} C$  ambient temperature change. Good power-supply rejection ratio (PSRR) performance reduces supply noise present on  $V_{DD}$  from appearing at the outputs to well below 10  $\mu V$ -s. Combined with good dc noise performance and true 12-bit differential linearity, the DAC7571 becomes a perfect choice for closed-loop control applications.

TONY CO



OOX.COM.

WWW.100Y.COM.

WWW.100Y.COM.T

WWW.100Y.COMIT

WWW.100Y.COM.T

NW.100Y.COM.TW

TOWN COM

COMIT

## **APPLICATIONS**

## USING REF02 AS A POWER SUPPLY FOR THE DAC7571

Due to the extremely low supply current required by the DAC7571, a possible configuration is to use a REF02 +5V precision voltage reference to supply the required voltage to the DAC7571's supply input as well as the reference input, as shown in Figure 47. This is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5V. The REF02 will output a steady supply voltage for the DAC7571. If the REF02 is used, the current it needs to supply to the DAC7571 is 150 µA typical and 200 µA max for V<sub>DD</sub> = 5V. When a DAC output is loaded, the REF02 also needs to supply the current to the load. The total typical current required (with a 5 mW load on a given DAC output) is: 135 µA + (5 mW/5 V) = 1.14 mA.

The load regulation of the REF02 is typically (0.005%×V<sub>DD</sub>)/mA, which results in an error of 285 mV for the 1.14 mA current drawn from it. This corresponds to a 0.2 LSB error for a 0 V to 5 V output range.




Figure 47. REF02 as Power Supply to DAC7571

100X.COM.T A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.

The power applied to V<sub>DD</sub> should be well required.

The power applied to V<sub>DD</sub> should be well regulated and low noise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition components can create similar high-frequency spikes as their interest. components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

As with the GND connection 1/

As with the GND connection,  $V_{DD}$  should be connected to a +5V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1  $\mu$ F to 10  $\mu$ F and 0.1  $\mu$ F bypass capacitors are strongly recommended. In some situations, additional bypassing required, such as a 100 $\mu$ F electrolytic service. required, such as a 100µF electrolytic capacitor or even a Pi filter made up of inductors and capacitors—all designed to essentially low-pass filter the +5V supply, removing the high-frequency noise.

> 1007.COM.T 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 FIRM TOOY.CC Http://www. 100y. com. tw

NW.100Y.COM.T



## W.Ionx. PACKAGE OPTION ADDENDUM

25-Feb-2005

WW.10

## PACKAGING INFORMATION

100, 60, 14		M 100 CON TW
PACKAGING INFORMATION		W. M. O.
Orderable Device Status (1) Package	Package	Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Туре	Drawing	Qty
DAC7571IDBVR ACTIVE SOT-23	DBV	6 3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
100 CO TO		no Sb/Br)
DAC7571IDBVT ACTIVE SOT-23	⊲ DBV	6 250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
		no Sb/Br)

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

WWW.100Y.COM.T

WWW.look.

WWW.100

M.M.M. 100X.COM

W.100Y.COM.

ELEVATION TOOK COL

100

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional

None: Not yet available Lead (Pb-Free)

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens

including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

N.100Y.C In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. WW.100Y.COM WWW.100Y.COT WWW.100Y.COM.TW WW.1005

W.100Y.COM.TW

W.100Y.COM.TW

WWW.looy.com.TW

WWW.100Y.COM.TW

MAN. 100

WWW.100Y.COM.TW

W.100Y.COM.TW

TANTAN TONY. COMETY

A.COM.TW

COMITW

CONTIN

WWW.100Y.COM.TW TWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

W.1005

MW.10'

## MANA TOOK COMPLEM DBV (R-PDSO-G6)

COM.TW

MAN. Jun T.

S

M.TW

COM.T

MMM.100X.COM.

## PLASTIC SMALL-OUTLINE PACKAGE

WWW.100Y.COM.TW

TOON.COM.TW


WW.1004.COM.TW

WWW.100Y.CO.

THE TONY COM.TW

and COM.TW

CONTW



MAM. Jonx.

M.100X.COM.

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

100 X.COM.

WWW.looy.co

- Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width WWW.100Y.CC



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100¥.CC

M.M.M. 1002

TENTAN TONY. COM. TW

ANN COMITW

CONTIN

WWW.100Y.COM.TW WWW.100Y.COM.TW IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

> TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any is an unfair and deceptive business practice. TI is not responsible or liable for any is an unfair and deceptive business practice. To service and is an unfair and deceptive business practice. To service and is an unfair and deceptive business practice. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without

W.100X.COM. WWW.looy.C COM solutions: 100×

		fiere you can obtain infor	nation on other rexas ins	struments products and application	
1007.	solutions:		100 COM		V
N. YOU.	Products	W. W.	Applications		
	Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio	
1100	Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive	<b>1</b>
W. CO.	DSP	dsp.ti.com	Broadband	www.ti.com/broadband	
My, W.Jos	Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol	4
10	Logic	logic.ti.com	Military	www.ti.com/military	
	Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork	
WW.	Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security	
	1007. 60		Telephony	www.ti.com/telephony	
	N. Y	M. I	Video & Imaging	www.ti.com/video	
	1 C		Wireless	www.ti.com/wireless	
	1003	COM		TOOK COME THE	
	Mailing Address:	Texas Instruments		N. 10 all Carl	_
	17/100	Post Office Box 655303 D	allas, Texas 75265	X 100 7 CO T	V
	100	Converget @ 2005	Texas Instruments Incorp	prated 4007	
	W. Will	Copyright © 2005,	rexas instruments incorpo	orated 1	
	11	n. Cor		MAL, 1100, COM	

TANIEN TOUX COM.T

MAM.1004 COM.

Y.COM.TW

100Y.COM.T

TANY COMIT

בטט טallas, Texas 75265 Copyright © 2005, Texas Instruments Incorporated WW.100Y.COM.TW WWW.100Y.COM.TW www.1007.COM