Burr-Brown Products from Texas Instruments



DAC7811

# 12-Bit, Serial Input, Multiplying Digital-to-Analog Converter

# FEATURES

BB

- 2.7V to 5.5V Supply Operation
- 50MHz Serial Interface
- 10MHz Multiplying Bandwidth
- ±15V Reference Input
- Low Glitch Energy: 5nV-s
- Extended Temperature Range: -40°C to +125°C
- 10-Lead MSOP Package
- 12-Bit Monotonic
- 4-Quadrant Multiplication
- Power-On Reset with Brownout Detection
- Daisy-Chain Mode
- Readback Function
- Industry-Standard Pin Configuration

# **APPLICATIONS**

- Portable Battery-Powered Instruments
- Waveform Generators
- Analog Processing
- Programmable Amplifiers and Attenuators
- Digitally Controlled Calibration
- Programmable Filters and Oscillators
- Composite Video
- Ultrasound

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


# DESCRIPTION

The DAC7811 is a CMOS, 12-bit, current output digital-to-analog converter (DAC). This device operates from a 2.7V to 5.5V power supply, making it suitable for battery-powered and many other applications.

This DAC uses a double-buffered 3-wire serial interface that is compatible with SPI™, QSPI™, MICROWIRE™, and most DSP interface standards. In addition, a serial data out pin (SDO) allows for daisy-chaining when multiple devices are used. Data readback allows the user to read the contents of the DAC register via the SDO pin. On power-up, the internal shift register and latches are filled with zeroes and the DAC outputs are at zero scale.

The DAC7811 offers excellent 4-quadrant multiplication characteristics, with large signal multiplying bandwidth of 10MHz. The applied external reference input voltage ( $V_{REF}$ ) determines the full-scale output current. An integrated feedback resistor ( $R_{FB}$ ) provides temperature tracking and full-scale voltage output when combined with an external current-to-voltage precision amplifier.

The DAC7811 is available in a 10-lead MSOP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

	herwise noted).	
TOUR CONT.	DAC7811	UNIT
V <sub>DD</sub> to GND	-0.3 to +7.0	V
Digital input voltage to GND	-0.3 to V <sub>DD</sub> + 0.3	V
I <sub>OUT</sub> 1, I <sub>OUT</sub> 2 to GND	–0.3 to V <sub>DD</sub> + 0.3	V
Operating temperature range	-40 to +125	0°C
Storage temperature range	-65 to +150	°C
Junction temperature (T <sub>J</sub> max)	+150	0°
ESD Rating, HBM	2000	V
ESD Rating, CDM	1000	V CONV

(1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

# **ELECTRICAL CHARACTERISTICS**

V<sub>DD</sub> = +2.7 V to +5.5 V; I<sub>OUT</sub>1 = Virtual GND; I<sub>OUT</sub>2 = 0V; V<sub>REF</sub> = +10 V; T<sub>A</sub> = full operating temperature. All specifications -40°C to +125°C, unless otherwise noted.

	WWW.ICOM	N/	DAC781	1	N.COM
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE	TW WWW 100Y.C.M	TN			100 1. OM
Resolution	TW WWW.00X.Co.	12		MM	Bits
Relative accuracy	A.L. MWW. LON CON	N/m		±1	LSB
Differential nonlinearity	M.I.	M.	T	±1	LSB
Output leakage current	Data = 0000h, T <sub>A</sub> = +25°C	M.TV	N	±5	nA
Output leakage current	Data = 0000h, $T_A = T_{MAX}$	T	N	±25	nA
Full-scale gain error	All ones loaded to DAC register	OM.	±5	±10	mV
Full-scale tempco <sup>(1)</sup>	ON.T. W.1002	COM.	±5	4.	ppm/°C
Output capacitance <sup>(1)</sup>	Code dependent		5		pF

力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

100X.COI

# **ELECTRICAL CHARACTERISTICS (continued)**

 $V_{DD}$  = +2.7 V to +5.5 V;  $I_{OUT}$ 1 = Virtual GND;  $I_{OUT}$ 2 = 0V;  $V_{REF}$  = +10 V;  $T_A$  = full operating temperature. All specifications -40°C to +125°C, unless otherwise noted.

M.I.		- CO	DAC7811		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE INPUT	WY.CO. TH WW.	1001.0	TIM		
V <sub>REF</sub> range	V CON WWY	-15	On- a	15	V
Input resistance	TOO T. COMPT	8	10	12	kΩ
R <sub>FB</sub> resistance	100Y. WI.TW WY.	8	10	12	kΩ
LOGIC INPUTS AND OUTPUT <sup>(2)</sup>	WV WV.CUM WV	1005	1.00-	WTA	
Input low voltage V <sub>IL</sub>	$V_{DD} = +2.7V$	WN.L	V COD	0.6	V
VIL	$V_{DD} = +5V$	W.10	07	0.8	V
Input high voltage V <sub>IH</sub>	V <sub>DD</sub> = +2.7V	2.1	01.0	M.TW	V
V <sub>IH</sub>	$V_{DD} = +5V$	2.4	MY.C	T	V
Input leakage current	WW.100 - CON.	WW.	- V	10	μA
Input capacitance C <sub>IL</sub>	1001. OM.IN	N	100	10	pF
INTERFACE TIMING (see Figure 28)	WWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	AN.	1004	M	$\mathcal{U}_{\mathcal{M}}$
Clock input frequency f <sub>CLK</sub>	ALWW. JUS ON CONTEN	WW	N	50	MHz
Clock period t <sub>C</sub>	W.100 Y. COM.	20	N.10.	T CON	ns
Clock pulse width high t <sub>CH</sub>	WW 100Y. M.TW	8	-TAN 10		ns
Clock pulse width low t <sub>CC</sub>	WWW. MOY.COM TW	8		NOY.CU	ns
SYNC falling edge to SCLK active edge setup time	WWW.100 Y.COM.IW	13 🔨	M.M.Y	100Y.CC	ns
SCLK active edge to SYNC rising edge hold time	WWW.100Y.COM.TV	5	NW N	1.100%.0	ns
Data setup time t <sub>DS</sub>	WY 1002. ONLT	5	W	N.100 X	ns
Data hold time t <sub>DH</sub>	WWWWWWWWWWW	3	AM.	100	ns
SYNC high time t <sub>SH</sub>	N NWW.PO COM	30	W	W.	ns
SYNC inactive edge to SDO	V <sub>DD</sub> = +2.7V		25	35	ns
the second sec	$V_{DD} = +5V$	1.1	20	30	ns
POWER REQUIREMENTS	TH WWW. OOY.CO.	WTD	1	NN 1	004.00
V <sub>DD</sub>	NWW.INW CC	2.7		5.5	V
I <sub>DD</sub> (normal operation)	Logic inputs = 0V	01.1		5	μΑ
V <sub>DD</sub> = +4.5 V to +5.5 V	$V_{IH} = V_{DD}$ and $V_{IL} = GND$	WT.M	0.8	5	μΑ
	$V_{IH} = V_{DD}$ and $V_{IL} = GND$	CULL IN	0.4	2.5	μA
AC CHARACTERISTICS <sup>(2)</sup>	ON.	COM	-	W	N.L.
Output voltage settling time	W.L. W. 100,	-ON.		0.2	μs
	$V_{REF} = 7 V_{PP}$ , Data = FFFh	N.O.	10	Z,	MHz
DAO altabilizzation	$V_{REF} = 0$ V to 10 V, Data = 7FFh to 800h to 7FFh	105.CON	5	1	nV-s
Feedthrough error V <sub>OUT</sub> /V <sub>REF</sub>	Data = 000h, V <sub>REF</sub> = 100kHz	001.00	-60		dB
Digital feedthrough	V COMPANY NINNI	- N.CO	2		nV-s
Total harmonic distortion	WWW.	THE P. C	-105		dB
Output spot noise voltage	NOT. CALLER WAY	x 100Y.V	18	<del>1</del> 1	nV/√ <del>Hz</del>
	tion; not production tested.		<u> </u>	r W	WWW S


(2) Specified by design and characterization; not production tested. WWW.100Y.COM.T

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

SBAS337C-APRIL 2005-REVISED JULY 2007 WWW.100Y.C

#### **PIN DESCRIPTION**

WWW.100Y.COM.TW



# WWW.100Y.CO **TERMINAL FUNCTIONS**

	TERM		TERMINAL FUNCTIONS
N.100	NO.	NAME	DESCRIPTION
NI	1	I <sub>OUT</sub> 1	DAC Current Output
	2	I <sub>OUT</sub> 2	DAC Analog Ground. This pin is normally tied to the analog ground of the system.
NN.	3	GND	Ground pin.
NW.	4,00	SCLK	Serial Clock Input. By default, data is clocked into the input shift register on the falling edge of the serial clock input. Alternatively, by means of the serial control bits, the device may be configured such that data is clocked into the shift register on the rising edge of SCLK.
NN	5	SDIN	Serial Data Input. Data is clocked into the 16-bit input register on the active edge of the serial clock input. By default, on power-up, data is clocked into the shift register on the falling edge of SCLK. The control bits allow the user to change the active edge to the rising edge.
N	6	SYNC	Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it powers on the SCLK and DIN buffers, and the input shift register is enabled. Data is loaded to the shift register on the active edge of the following clocks (power-on default is falling clock edge). In stand-alone mode, the serial interface counts the clocks and data is latched to the shift register on the 16th active clock edge.
	7	SDO	Serial Data Output. This allows a number of parts to be daisy-chained. By default, data is clocked into the shift register on the falling edge and out via SDO on the rising edge of SCLK. Data will always be clocked out on the alternate edge to loading data to the shift register. Writing the Readback control word to the shift register makes the DAC register contents available for readback on the SDO pin, clocked out on the opposite edges to the active clock edge.
	8	V <sub>DD</sub>	Positive Power Supply Input. These parts can be operated from a supply of 2.7V to 5.5V.
	9	V <sub>REF</sub>	DAC Reference Voltage Input
	10	R <sub>FB</sub>	DAC Feedback Resistor pin. Establish voltage output for the DAC by connecting to external amplifier output.

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW WWW.100Y.COM.

WWW.100Y.COM.TW

100Y.COM.TW

WWW.100

W.100Y.COM.TW




勝特力材料 886-3-575	3170
胜特力电子(上海) 86-21-541	51736
胜特力电子(深圳) 86-755-83	298787
Http://www.100y.com.	tw



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5V

At  $T_A = +25^{\circ}C$ , unless otherwise noted.




Submit Documentation Feedback



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5V (continued)

At  $T_A = +25^{\circ}C$ , unless otherwise noted.




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

ţ, Texas INSTRUMENTS www.ti.com

WWW.100Y.COM.TW WY.COM.TW SBAS337C-APRIL 2005-REVISED JULY 2007

# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5V (continued)

At  $T_A = +25^{\circ}C$ , unless otherwise noted.



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.T

WWW.100Y

WWW.100Y.COM.TW

100Y.COM.TW


W.100Y.COM.TW

**DAC7811** 



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7V

At  $T_A = +25^{\circ}C$ , unless otherwise noted.




胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM.TW SBAS337C-APRIL 2005-REVISED JULY 2007

# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7V (continued)

At  $T_A = +25^{\circ}C$ , unless otherwise noted.



N.100Y.COM NV.100Y.COM NV.100Y.CO	勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw	TW ATW M.TW
MMM.100X.C	COM.TW WWW.1000X.C	OM.TW COM.TV COM.T

V.100Y.COM.TW


100Y.COM

(1)

#### SBAS337C-APRIL 2005-REVISED JULY 2007

### Theory of Operation

The DAC7811 is a single channel, current output, 12-bit digital-to-analog converter (DAC). The architecture, illustrated in Figure 25, is an R-2R ladder configuration with the three MSBs segmented. Each 2R leg of the ladder is either switched to  $I_{OUT}1$  or the  $I_{OUT}2$  terminal. The  $I_{OUT}1$  terminal of the DAC is held at a virtual GND potential by the use of an external I/V converter op amp. The R-2R ladder is connected to an external reference input  $V_{REF}$  that determines the DAC full-scale current. The R-2R ladder presents a code independent load impedance to the external reference of  $10k\Omega \pm 20\%$ . The external reference voltage can vary over a range of -15V to +15V, thus providing bipolar  $I_{OUT}$  current operation. By using an external I/V converter and the DAC7811 R<sub>FB</sub> resistor, output voltage ranges of  $-V_{REF}$  to  $V_{REF}$  can be generated.




#### Figure 25. Equivalent R-2R DAC Circuit

When using an external I/V converter and the DAC7811  $R_{FB}$  resistor, the DAC output voltage is given by Equation 1:

$$V_{OUT} = -V_{REF} \times \frac{CODE}{4096}$$

Each DAC code determines the 2R leg switch position to either GND or  $I_{OUT}$ . Because the DAC output impedance as seen looking into the  $I_{OUT}$ 1 terminal changes versus code, the external I/V converter noise gain will also change. Because of this, the external I/V converter op amp must have a sufficiently low offset voltage such that the amplifier offset is not modulated by the DAC  $I_{OUT}$ 1 terminal impedance change. External op amps with large offset voltages can produce INL errors in the transfer function of the DAC7811 due to offset modulation versus DAC code.

For best linearity performance of the DAC7811, a low offset voltage op amp (such as the OPA277) is recommended (see Figure 26). This circuit allows  $V_{REF}$  swinging from -10V to +10V.





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# Theory of Operation (continued)

# Table 1. Control Logic Truth Table<sup>(1)</sup>

Theory of Operation (continued) Table 1. Control Logic Truth Table <sup>(1)</sup>										
CLK	SYNC	SERIAL SHIFT REGISTER	DAC REGISTER							
X	Н	No effect	Latched							
$\downarrow$ -	L	Shift register data advanced one bit	Latched							
x	+	In daisy-chain mode, the function as determined by C3-C0 is executed.	In daisy-chain mode, the contents may change as determined by C3-C0.							

(1)  $\downarrow$ - Negative logic transition, default CLK mode;  $\uparrow$ + Positive logic transition; **X** = Do not care.

#### Serial Interface

The DAC7811 has a 3-wire serial interface (SYNC, SCLK, and SDIN), which is compatible with SPI, QSPI, and MICROWIRE interface standards as well as most Digital Signal Processor (DSP) devices. See the Serial Write Operation timing diagram (Figure 28) for an example of a typical write sequence. The write sequence begins by bringing the SYNC line low. Data from the DIN line are clocked into the 16-bit shift register on the falling edge of SCLK. The serial clock frequency can be as high as 50MHz, making the DAC7811 compatible with high-speed DSPs. The SDIN and SCLK input buffers are gated off while SYNC is high which minimizes the power dissipation of the digital interface. After SYNC goes low, the digital interface will respond to the SDIN and SCLK input signals and data can now be shifted into the device. If an inactive clock edge occurs after SYNC goes low. but before the first active clock edge, it will be ignored. If the SDO pin is being used then SYNC must remain low until after the inactive clock edge that follows the 16th active clock edge.

#### Input Shift Register

The input shift register is 16 bits wide, as shown in Figure 27. The four MSBs are the control bits C3–C0; these bits determine which function will be executed at the rising edge of SYNC in daisy-chain mode or the 16th active clock edge in stand-alone mode. The remaining 12 bits are the data bits. On a load and update command (C3-C0 = 0001) these 12 data bits will be transferred to the DAC register; otherwise, they have no effect.

	ONTROL	BITS						12 DA1	TA BITS					
B15 (MSB) B	314 B <sup>2</sup>	3 B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0 (LSB)
C3 C	C2 C	1 C0	DB11		- N -	-WIL	<i>10 x</i> .	Mo				1.100.	- 00	DB0

# Figure 27. Contents of the 16-Bit Input Shift Register

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.

W100Y.COM.TW

100Y.COM

#### SYNC Interrupt (Stand-Alone Mode)

In a normal write sequence, the <u>SYNC</u> line is kept low for at least 16 falling edges of SCLK and the DAC is updated on the 16th falling edge. However, if <u>SYNC</u> is brought high before the 16th falling edge, this acts as an interrupt to the write sequence. The shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents nor a change in the operating mode occurs.

#### **Daisy-Chain**

The DAC7811 powers up in the daisy-chain mode which must be used when two or more devices are connected in tandem. The SCLK and SYNC signals are shared across all devices while the SDO output of the first device connects to the SDIN input of the following device, and so forth. In this configuration 16 SCLK cycles for each DAC7811 in the chain are required. Please refer to the timing diagram of Figure 28.

For *n* devices in a daisy-chain configuration, 16*n* SCLK cycles are required to shift in the entire input data stream. After 16*n* active SCLK edges are received following a falling SYNC, the data stream becomes complete, and SYNC can brought high to update *n* devices simultaneously.

When SYNC is brought high, each device will execute the function defined by the four DAC control bits C3-C0 in its input shift register. For example, C3-C0 must be **0001** for each DAC in the chain that is to be updated with new data, and C3-C0 must be **0000** for each DAC in the chain whose contents are to remain unchanged.

A continuous stream containing the exact number of SCLK cycles may be sent first while the SYNC signal is held low, and then raise SYNC at a later time. Nothing happens until the rising edge of SYNC, and then each DAC7811 in the chain will execute the function defined by the four DAC control bits C3-C0 in its input shift register.




Figure 28. DAC7811 Timing Diagram

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### Control Bits C3 to C0

Control Bits C3 to C0 allow control of various functions of the DAC; see Table 2. Default settings of the DAC on powering up are as follows: Data clocked into shift register on falling clock edges; daisy-chain mode is enabled. The device powers on with zero-scale loaded into the DAC register and  $I_{OUT}$  lines. The DAC control bits allow the user to adjust certain features as part of an initialization sequence; for example, daisy-chaining may be disabled if not in use, active clock edge may be changed to rising edge, and DAC output may be cleared to either zero or midscale. The user may also initiate a readback of the DAC register contents for verification purposes.


C3	C2	C1	CO	FUNCTION IMPLEMENTED
0	0	0	0	No operation (power-on default)
0	0	0 100	1	Load and update
0	0	1	0	Initiate readback
0	0	1	Cq <sup>2</sup>	Reserved
0	1	0	0	Reserved
0	1	0	001. 1 M	Reserved
0	1	1	0	Reserved
0	CON1	1	1.00	Reserved
1003	0	0	0_00	Reserved
1,00	0	0	1001	Daisy-chain disable
1	0		0	Clock data to shift register on rising edge
11.10	0	1	NN 1 V	Clear DAC output to zero
1	101.	0	0	Clear DAC output to midscale
1	1001.1	0	1,00	Reserved
1	1C05	1	0	Reserved
1	1.00	1	1.10	Reserved

#### Table 2. Serial Input Register Data Format, Data Loaded MSB First

# **APPLICATION INFORMATION**

# **Stability Circuit**

For a current-to-voltage design (see Figure 29), the DAC7811 current output  $(I_{OUT})$  and the connection with the inverting node of the op amp should be as short as possible and according to correct printed circuit board (PCB) layout design practices. For each code change, there is a step function. If the gain bandwidth product (GBP) of the op amp is limited and parasitic capacitance is excessive at the inverting node, then gain peaking is possible. Therefore, for circuit stability, a compensation capacitor C<sub>1</sub> (1pF to 5pF typ) can be added to the design, as shown in Figure 29.



# Figure 29. Gain Peaking Prevention Circuit with Compensation Capacitor

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

Submit Documentation Feedback

#### **Amplifier Selection**

There are many choices and many differences in selecting the proper operational amplifier for a multiplying DAC (MDAC). Making the analog signal out of the MDAC is one critical aspect. However, there are also other issues to take into account such as amplifier noise, input bias current, and offset voltage, as well as MDAC resolution and glitch energy. Table 3 and Table 4 suggest some suitable operational amplifiers for low power, fast settling, and high-speed applications. A greater selection of operational amplifiers can be found at www.ti.com/amplifer.

PRODUCT	TOTAL SUPPLY VOLTAGE (V) (min)	TOTAL SUPPLY VOLTAGE (V) (max)	I <sub>Q</sub> PER CHANNEL (max) (mA)	GBW (typ) (MHz)	SLEW RATE (typ) (V/µs)	OFFSET DRIFT (typ) (µV/°C)	I <sub>IB</sub> (max) (pA)	CMRR (min) (dB)	PACKAGE/ LEAD	DESCRIPTION
Low Power	Wr.	NN	NON.	90.	W	. ,		100	Y.Com	TN
OPA703	4	12	0.2		0.6	4	10	70	SOT5-23, PDIP-8, SOIC-8	12V, CMOS, Rail-to-Rail I/O Operational Amplifier
OPA735	2.7	12	0.75	1.6	1.5	0.01	200	115	SOT5-23, SOIC-8	0.05µV/°C (max), Single-Supply CMOS Zero-Drift Series Operationa Amplifier
OPA344	2.7	5.5	0.25	01%	$C_1^{ON}$	2.5	10	80	SOT5-23, PDIP-8, SOIC-8	Low Power, Single-Supply, Rail-To-Rail Operational Amplifiers MicroAmplifier Series
OPA348	2.1	5.5	0.065	1	0.5	2	10	70	SC5-70, SOT5-23, SOIC-8	1MHz, 45µA, Rail-to-Rail I/O Single Op Amp
OPA277		36	0.825	1.1	0.8	0.1	1000	130	PDIP-8, SOIC-8, SON-8	High Precision Operational Amplifiers
Fast Settling	100 - 60	M.		WW.	Too	COM.			WW.	N.COM. TH
OPA350	2.7	5.5	7.5	38	22		10	76	MSOP-8, PDIP-8, SOIC-8	High-Speed, Single-Supply, Rail-to-Rail Operational Amplifiers MicroAmplifier Series
OPA727	W-100X	12	6.5	20	30	0.6	500	86	MSOP-8, SON-8	e-trim 20MHz, High Precision CMOS Operationa Amplifier
OPA227	5	36	3.8	8	2.3	0.1	10000	120	PDIP-8, SOIC-8	High Precision, Low Noise Operational Amplifiers

#### Table 3. Suitable Precision Operational Amplifiers from Texas Instruments

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TV Http://www. 100y. com. tw

WWW.100Y.CC

100Y.COM.

WWW.100Y.COM.TW

W100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW WY.COM.TW SBAS337C-APRIL 2005-REVISED JULY 2007

#### Table 4. Suitable High Speed Operational Amplifiers from Texas Instruments (Multiple Channel Options)

PRODUCT	SUPPLY VOLTAGE (V)	GBW PRODUCT (MHz)	VOLTAGE NOISE nV/√Hz	GBW (typ) (MHz)	SLEW RATE (V/µs)	V <sub>os</sub> (typ) (μV)	V <sub>os</sub> (max) (µV)	CMRR (min) (dB)	PACKAGE/ LEAD	DESCRIPTION
Single Chann	el	-W.100	Mon				N.100	- 00	Nr.	I.
THS4281	±2.7 to ±15	38	12.5	35	500	3500	500	1000	SOT5-23, MSOP-8, SOIC-8	Very Low-Power High Spee Rail-To-Rail Input/Output Voltage Feedback Operational Amplifier
THS4031	±4.5 to ±16.5	200	1.6	100	500	3000	3000	8000	CDIP-8, MSOP-8, SOIC-8	100-MHz Low Noise Voltage-Feedback Amplifier
THS4631	±4.5 to ±16.5	210	701.	900	260	2000	50pA	2	SOIC-8, MSOP-8	High Speed FET-Input Operational Amplifier
OPA656	±4 to ±6	230	7001	290	250	2600	2pA	5pA	SOIC-8, SOT5-23	Wideband, Unity Gain Stabl FET-Input Operational Amplifier
OPA820	±2.5 to ±6	280	2.5	240	200	1200	900	23,000	SOIC-8, SOT5-23	Unity Gain Stable, Low Noise, Voltage Feedback Operational Amplifier
Dual Channel	WT	1		noY.C		N.		N.	11004.0	M.T.W
THS4032	±4.5 to ±16.5	200	1.6	100	500	3000	3000	8000	SOIC-8, MSOP-8	100-MHz Low Noise Voltage-Feedback Amplifier Dual
OPA2822	±2 to ±6.3	220	2	170	200	1200	9600	12000	SOIC-8, MSOP-8	SpeedPlus Dual Wideband, Low-Noise Operational Amplifier

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y

WWW.100Y.COM.T

WWW.100Y.COM.TW

100Y.COM.TW


W100Y.COM.TW

(2)

#### SBAS337C-APRIL 2005-REVISED JULY 2007

# **Positive Voltage Output Circuit**

As Figure 30 illustrates, in order to generate a positive voltage output, a negative reference is input to the DAC7811. This design is suggested instead of using an inverting amp to invert the output as a result of resistor tolerance errors. For a negative reference,  $V_{OUT}$  and GND of the reference are level-shifted to a virtual ground and a –2.5V input to the DAC7811 with an op amp.






# **Bipolar Output Section**

The DAC7811, as a 2-quadrant multiplying DAC, can be used to generate a unipolar output. The polarity of the full-scale output  $I_{OUT}$  is the inverse of the input reference voltage at  $V_{REF}$ .

Some applications require full 4-quadrant multiplying capabilities or bipolar output swing. As shown in Figure 31, external op amp U3 is added as a summing amp and has a gain of 2X that widens the output span to 5V. A 4-quadrant multiplying circuit is implemented by using a 2.5V offset of the reference voltage to bias U3. According to the circuit transfer equation given in Equation 2, input data (D) from code 0 to full-scale produces output voltages of  $V_{OUT} = -2.5V$  to  $V_{OUT} = +2.5V$ .

$$V_{OUT} = \left(\frac{D}{0.5 \times 2^{N}} - 1\right) \times V_{REF}$$

External resistance mismatching is the significant error in Figure 31.



#### **Programmable Current Source Circuit**

A DAC7811 can be integrated into the circuit in Figure 32 to implement an improved Howland current pump for precise voltage to current conversions. Bidirectional current flow and high voltage compliance are two features of the circuit. With a matched resistor network, the load current of the circuit is shown by Equation 3:

$$I_{L} = \frac{(R2+R3) / R1}{R3} \times V_{REF} \times \frac{D}{4096}$$

The value of R3 in Equation 3 can be reduced to increase the output current drive of U3. U3 can drive ±20mA in both directions with voltage compliance limited up to 15V by the U3 voltage supply. Elimination of the circuit compensation capacitor  $C_1$  in the circuit is not suggested as a result of the change in the output impedance  $Z_{O_1}$ according to Equation 4:

$$Z_{0} = \frac{R1'R3(R1+R2)}{R1(R2'+R3') - R1'(R2+R3)}$$

(4)

(3)

As shown in Equation 4, with matched resistors,  $Z_0$  is infinite and the circuit is optimum for use as a current source. However, if unmatched resistors are used,  $Z_0$  is positive or negative with negative output impedance being a potential cause of oscillation. Therefore, by incorporating C1 into the circuit, possible oscillation problems are eliminated. The value of C1 can be determined for critical applications; for most applications, however, a value of several pF is suggested.




Figure 32. Programmable Bidirectional Current Source Circuit

# **Cross-Reference**

WWW.100Y. The DAC7811 has an industry-standard pinout. Table 5 provides the cross-reference information.

#### Table 5. Cross-Reference

			Table 5. Cross-	Reference		
PRODUCT	INL (LSB)	DNL (LSB)	SPECIFIED TEMPERATURE RANGE	PACKAGE DESCRIPTION	PACKAGE OPTION	CROSS- REFERENCE PART
DAC7811	±1	±1, ((	-40°C to +125°C	10-Lead MicroSOIC	MSOP-10	AD5443YRM

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

V IEXAS NSTRUMENTS

# **PACKAGING INFORMATION**

Status <sup>(1)</sup>	Package Type	Package Drawing			e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ACTIVE	MSOP	DGS	10 2	:500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ACTIVE	MSOP	DGS	10 2	:500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ACTIVE	MSOP	DGS	10 :	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ACTIVE	MSOP	DGS	10 :	250 <		CU NIPDAU	Level-2-260C-1 YEAR
	ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE	Type       ACTIVE     MSOP       ACTIVE     MSOP       ACTIVE     MSOP       ACTIVE     MSOP       ACTIVE     MSOP       ACTIVE     MSOP	TypeDrawingACTIVEMSOPDGSACTIVEMSOPDGSACTIVEMSOPDGSACTIVEMSOPDGSACTIVEMSOPDGSACTIVEMSOPDGS	TypeDrawingACTIVEMSOPDGS10ACTIVEMSOPDGS10ACTIVEMSOPDGS102ACTIVEMSOPDGS102ACTIVEMSOPDGS102ACTIVEMSOPDGS102	TypeDrawingQtyACTIVEMSOPDGS1080ACTIVEMSOPDGS1080ACTIVEMSOPDGS102500ACTIVEMSOPDGS102500ACTIVEMSOPDGS102500ACTIVEMSOPDGS102500	TypeDrawingQtyACTIVEMSOPDGS1080Green (RoHS & no Sb/Br)ACTIVEMSOPDGS1080Green (RoHS & no Sb/Br)ACTIVEMSOPDGS102500Green (RoHS & no Sb/Br)ACTIVEMSOPDGS102500Green (RoHS & no Sb/Br)ACTIVEMSOPDGS102500Green (RoHS & no Sb/Br)ACTIVEMSOPDGS102500Green (RoHS & no Sb/Br)ACTIVEMSOPDGS10250Green (RoHS & no Sb/Br)ACTIVEMSOPDGS10250Green (RoHS & no Sb/Br)	TypeDrawingQtyACTIVEMSOPDGS1080Green (RoHS & no Sb/Br)CU NIPDAU no Sb/Br)ACTIVEMSOPDGS1080Green (RoHS & no Sb/Br)CU NIPDAU no Sb/Br)ACTIVEMSOPDGS102500Green (RoHS & no Sb/Br)CU NIPDAU no Sb/Br)

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


Addendum-Page 1


TEXAS STRUMENTS www.ti.com

# TAPE AND REEL INFORMATION

W.100X.COM.TW







Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7811IDGSR	MSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC7811IDGST	MSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

WWW.100Y.COM.TW


TIOOX.COM.TW

勝特大	7材料886-	3-5753170	002
	L子(上海) 86-2 L子(深圳) 86-7		
	://www.100y		

WWW.100Y.C

# WWW.100X.C PACKAGE MATERIALS INFORMATION

29-Nov-2008



WWW.100X

WWW.100Y.COM.T

TEXAS INSTRUMENTS


www.ti.com

		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
7811IDGSR	MSOP	DGS	10	2500	346.0	346.0	29.0
7811IDGST	MSOP	DGS	10	250	346.0	346.0	29.0

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100Y.COM.TW

T100Y.COM.TW



TEXAS INSTRUMENTS www.ti.com