

# **Low Cost 20-Pin Frequency Generator**

### **General Description**

The AV9155 is a low cost frequency generator designed specifically for desktop and notebook PC applications. Its CPU clocks provide all necessary CPU frequencies for 286, 386 and 486 systems, including support for the latest speeds of processors. The device uses a 14.318 MHz crystal to generate the CPU and all peripheral clocks for integrated desktop motherboards.

The dual 14.318 MHz clock outputs allows one output for the system and one to be the input to an ICS graphics frequency generator such as the AV9194.

The CPU clock offers the unique feature of smooth, glitch-free transitions from one frequency to the next, making this ideal device to use whenever slowing the CPU speed. The **AV9155** makes a gradual transition between frequencies, so that it obeys the Intel cycle-to-cycle timing specification for 486 systems. The simultaneous 2X and 1X CPU clocks offer controlled skew to within 1.5ns (max) of each other.

ICS offers several versions of the AV9155. The different devices are shown below:

### **Features**


- Compatible with 286, 386, and 486 CPUs
- Supports turbo modes
- Generates communications clock, keyboard clock, floppy disk clock, system reference clock, bus clock and CPU clock
- Output enable tristates outputs
- Up to 100 MHz at 5V or 3.3V
- 20-pin DIP or SOIC
- All loop filter components internal
- Skew-controlled 2X and 1X CPU clocks
- Power-down option

ICS has been shipping motherboard frequency generators since April 1990, and is the leader in the area of multiple output clocks on a single chip. The **AV9155** is a third generation device, and uses ICS's patented analog CMOS phase-locked loop technology for low phase jitter. ICS offers a broad family of frequency generators for motherboards, graphics and other applications, including cost-effective versions with only one or two output clocks. Consult ICS for all of your clock generation needs.

PART	DESCRIPTION
AV9155C-01	Motherboard clock generator with 16 MHz BUS CLK
AV9155C-02	Motherboard clock generator with 32 MHz BUS CLK
AV9155C-23	Includes Pentium™ frequencies
AV9155C-36	Features a special 40 MHz SCSI clock

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# **Block Diagram**



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



## **Pin Configuration**



20-Pin DIP or SOIC

20-Pin DIP or SOIC

## Pin Descriptions for AV 9155-01, 9155-02

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	1.843 MHz	Output	1.84 MHz clock output.
2	X2	Output	Crystal connection.
3	X1(100)	Input	Crystal connection.
4	VDD	TW-	Digital power supply (3.3V or 5.0V).
5	GND	114	Digital Ground.
6	16 MHz/32 MHz	Output	16 MHz (-01) or 32 MHz (-02) clock output.
7	24 MHz	Output	24 MHz floppy disk/combination I/O clock output.
8	12 MHz	Output	12 MHz keyboard clock output.
9	AGND	TT.	Analog ground (original version).
10	OE	Input	Output enable. Tristates all outputs when low. (Has internal pull-up.)
11	FS2	Input	CPU clock frequency select #2. (Has internal pull-up.)
12	PD#	Input	Power-down. Shuts off entire chip when low. (Has internal pull-up.)
13	14.318 MHz	Output	14.318 MHz reference clock output.
14	14.318 MHz	Output	14.318 MHz reference clock output.
15	GND	CO	Digital ground.
16	VDD	100 r.	Digital power supply (3.3V or 5.0V).
17	2XCPU	Output	2X CPU clock output.
18	CPU	Output	1X CPU clock output.
19	FS1	Input	CPU clock frequency select #1. (Has internal pull-up.)
20	FS0	Input	CPU clock frequency select #0. (Has internal pull-up.)



### Functionality - AV9155-01

(Using 14.318 MHz input. All frequencies in MHz.)

### CLOCK#2 CPU and 2XCPU

FS2 (Pin 11)	FS1 (Pin 19)	FS0 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)
0	0	0	8	4
0~0	0	1	16	8
0		0	32	16
0	1	1	40	20
1001	0	0	50	25
1 C	0	1	66.66	33.33
111	1	0	80*	40*
1	1	1	100*	50*

WWW.100Y.COM.TW

### PERIPHERAL CLOCKS

COMMCLK	BUSCLK	FDCLK	KBCLK
(Pin 1)	(Pin 6)	(Pin 7)	(Pin 8)
1.843*	16*	24*	12*

### REFERENCE CLOCKS

	- X \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
V	REFCLK1 (Pin 13)	REFCLK2 (Pin 14)
W	14.318	14.318
IW	W. 10	O. COM.I.

### Functionality - AV9155-02

### CLOCK#2 CPU and 2XCPU

WWW.100Y.COM.TW

OCK#2C	PU and 2XC	PU	V	100	PE
FS2 (Pin 11)	FS1 (Pin 19)	FS0 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)	001.9
0	0	0	8	4	007
0	0		16	8	
0	1	0	32	16	100
0	ĺ	$\sim 10^{-10}$	40	20	
1	0	0	50	25	RE
1	0	1	66.66	33.33	
1	1	0 0	80*	40*	1.
1	1	1	100*	50*	

<sup>\*5</sup>V only.

PERIPHERAL (		W.100Y.C	OMATH
COMMCLK (Pin 1)	BUSCLK (Pin 6)	FDCLK (Pin 7)	KBCLK (Pin 8)
1.843*	32*	24*	12*

### REFERENCE CLOCKS

REFCLK1 (Pin 13)	REFCLK2 (Pin 14)
14.318	14.318

# **Frequency Transitions**

A key feature of the AV9155 is its ability to provide smooth, glitch-free frequency transitions on the CPU and 2XCPU clocks when the frequency select pins are changed. These frequency transitions do not violate the Intel 486 specification of less than 0.1% frequency change per clock period.

# Using an Input Clock as Reference

The AV9155 is designed to accept a 14.318 MHz crystal as the input reference. With some external changes, it is possible to note AN04 for details on driving the **AV9155** with a clock.


W.100Y.COM.TW

WWW.100Y.CON



OOY.COM. 100Y.COM

## **Pin Configuration**



20-Pin DIP or SOIC

20-Pin DIP or SOIC WWW.100Y.COM.TW

# Pin Descriptions for AV9155-23, -36

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	1.843/40 MHz	Output	1.84 MHz (-23)/40 MHz SCSI (-36) clock output.
2	X2	Output	Crystal connection.
3	X1	Input	Crystal connection.
4	VDD	11.	Digital power supply (+5V)
5	GND	T.T.	Digital ground.
6	16 MHz/15 MHz	Output	16 MHz (-23)/15 MHz (-36) clock output.
7	24 MHz	Output	24 MHz floppy disk/combination I/O clock output.
8	12 MHz	Output	12 MHz keyboard clock output.
9	AGND	OM-TW	Analog ground (original version).
10	OE	Input	Output enable. Tristates all outputs when low. (Has internal pull-up.)
11	FS2	Input	CPU clock frequency select #2. (-23 has internal pull-up.)
12	PD#	Input	Power-down. Shuts off entire chip when low. (Has internal pull-up.)
13	14.318 MHz	Output	14.318 MHz reference clock output.
14	14.318 MHz	Output	14.318 MHz reference clock output.
15	GND	VOA'CON	Digital ground.
16	VDD .	TO CO	Digital power supply (3.3V or 5.0V).
17	2XCPU	Output	2X CPU clock output.
18	CPU	Output	1X CPU clock output.
19	FS1	Input	CPU clock frequency select #1. (-23 has internal pull-up.)
20	FS0	Input	CPU clock frequency select #0. (-23 has internal pull-up.)

WWW.100Y.CO



### Functionality - AV9155-23

FS2 (Pin 11)	FS1 (Pin 19)	FS0 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18
0	0	0	75*	37.5*
0	0	1	32	16
00 0	1	0	60	30
0.0	1	1	40	20
1000	0	0	50	25
1001	0,111		66.66	33.33
1	JON-I	0	80*	40*
41 1 (IU) 2.	1	1	52	26

WWW.100Y.COM.TW

# NW.100Y.COM.TW COM.TW PERIPHERAL CLOCKS

WWW.100Y.CO

WW.100Y.COM.TW

COMMCLK (Pin 1)	BUSCLK (Pin 6)	FDCLK (Pin 7)	KBCLK (Pin 8)
1.843	16*	24	12

(Pin 13)	(Pin 14)
14.318	14.318

# WWW.100Y.COM.TW .100Y.COM.TW

WWW.100Y.COM.TW (Using 14.318 MHz input. All frequencies in MHz.)

CLOCK#2 CPU and 2XCPIT

(Pin 11)         (Pin 19)         (Pin 20)         (Pin 17)         (Pin 17)           0         0         0         8         4           0         0         1         16         8           0         1         0         60         30           0         1         1         40         20           1         0         0         50         25           1         0         1         66.66         33.3           1         1         0         80*         40*					21 1110	
0 0 1 16 8 0 1 0 60 30 0 1 1 40 20 1 0 0 50 25 1 0 1 66.66 33.3 1 1 0 80* 40* 1 1 0 100* 50*		CPU (Pin 1				
0     1     0     60     30       0     1     1     40     20       1     0     0     50     25       1     0     1     66.66     33.3       1     1     0     80*     40*       1     1     1     100*     50*	4	4	8	0	0,400	0
0     1     1     40     20       1     0     0     50     25       1     0     1     66.66     33.3       1     1     0     80*     40*       1     1     1     100*     50*		8	16	1 1	0	0
1     0     0     50     25       1     0     1     66.66     33.3       1     1     0     80*     40*       1     1     1     100*     50*		30	60	0	1	0
1 0 1 66.66 33.3 1 1 0 0 80* 40* 1 1 1 1 100* 50*		20	40	100	1	0
1 1 0 80* 40* 1 1 1 1 100* 50*		25	50	0 0	0	1
1 1 1 100* 50*	3	33.33	66.66	1	0	1
TN W. 27 CO 30	:	40*	80*	0	1	1
TAN W. P. CO.	:	50*	100*	1	1	1
				W.100X.	MM.	1 *5V only

<sup>\*5</sup>V only

# WWW.100Y.COM.TW PERIPHERAL CLOCKS

ERIPHERAL	CLOCKS	W VI.100Y	COM.T
SCSICLK (Pin 1)	BUSCLK (Pin 6)	FDCLK (Pin 7)	KBCLK (Pin 8)
40*	15*	24*	12*
EFERENCE (	CI OCIVA	M.M.I	COJ

### REFERENCE CLOCKS

REFCLK1 (Pin 13)	REFCLK2 (Pin 14)	100
14.318	14.318	

WW.100Y.COM.TW

COM.TW

W.100Y.COM.TW

WWW.1003

### 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw



# **Absolute Maximum Ratings**

**AV9155** 

VDD referenced to GND .......7V

Voltage on I/O pins referenced to GND......GND -0.5V to VDD +0.5V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### **Electrical Characteristics at 5V**

 $V_{DD} = 4.0$  to 5.5V (5V +10%/-20%);  $T_{A=0}$ °C to 70°C unless otherwise stated

NY CO		DC Characteristics	1/1/1/	11007		
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Voltage	$V_{\mathrm{IL}}$	$V_{\rm DD}=5V$		M.100	0.8	V
Input High Voltage	V <sub>IH</sub>	$V_{DD}=5V$	2.0	-110		V
Input Low Current	I <sub>LL</sub>	V <sub>IN</sub> =0V	-1 5uA	MAN	VI.Co.	μΑ
Input High Current	$I_{IH}$	$V_{IN}=V_{DD}$	×1	TWW.I	5 CO	μA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =4mA	V.	VV -TXX	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-lnlA, V <sub>DD</sub> =5.OV	V <sub>DD</sub> 4V	MM	1007.0	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-4nIA, V <sub>DD</sub> =5.OV	V <sub>DD</sub> 8V	VWI	· V	ONV
Output High Voltage	V <sub>OH</sub>	I H=-8mA	2.4	- 1	N.100	$\sim V$
Supply Current	Icc	No load <sup>1</sup>	TW	40	80	mA
Supply Current, Power-Down	$I_{CDSTBY}$	No load		0.7	1.5	mA
Output Frequency Changeover Supply and Temperature	$F_{D}$	With respect to typical frequency	MIN	0.002	0.01	%
Short circuit current	Isc	Each output clock	25	40		mA
Pull-up resistor value	Rpu	W.100	OM	680		kΩ
Input Capacitance	$C_{\rm i}$	Except XI, X2	TIMO	N. Company	10	p
Load Capacitance	CL	Pins Xl, X2	COL	20		1001.
<u> </u>	COM	AC Characteristics	COM			1.10
Output Rise time, 0.8 to 2.0V	tr	25pF load	Mā	1	2	ns
Rise time, 20% to 80% VDD	tr	25pF load	WY.Co.	2	4	ns
Output Fall time, 2.0 to 0.8V	tr tr	25pF load	-ON	1,	2	ns
Fall time, 80% to 20% VDD	tf	25pF load	003	2	4	ns
Duty cycle	dt C	25pF load	40/60	48/52	60/40	%
Duty cycle, reference clocks	dt	25pF load	40/60	43/57	60/40	%
Jitter, one sigma	$f_{ m ji1s}$	As compared with clock period	- LOON.	0.8	2.5	%
Jitter, absolute	tjab	16-100 MHz clocks	V. C	2	5	%
Jitter, absolute	$t_{\rm jab}$	COMPLE	1100	OM	700	ps
Input Frequency	fi	N.	=1 100 X.	14.318	N.A.	MHz
Clock skew between CPUand 2XCPU outputs	$T_{sk}$	COM.TW WY	N 100	0.5	1	ns
Frequency Transition time	$t_{\mathrm{ft}}$	From 8 to 100 MHz	100	15	20	ms

### Notes:

1 All clocks on AV9155-xx running at highest possible frequencies. Power supply current can change substantially with different mask configurations. Consult ICS.

WWW.100Y.COM.TW



### **Actual Output Frequencies**

(Using 14.318 MHz input. All frequencies in MHz.)

WW.100Y.COM.TW

FS2 (Pin 11)	FS1 (Pin 19)	FS0 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)
000	0	0	7.50	3.75
0 0	0	1	15.51	7.76
0	1	0	32.22	16.11
1000	1	1	40.09	20.05
1	0	0	50.11	25.06
1 1	0	1	66.82	33.41
10	1	0	80.18*	40.09*
1	CO 1	1	100.23*	50.11*

# W.100Y.COM.TW **CPLICLOCK**

WW.100Y.COM.TW

WWW.100Y.CO

FS2 (Pin 11)	FS1 (Pin 19)	FS0 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)
0	0.400	0	75.170*	37.585*
0	0	~1 (10)N	31.940	15.970
0	1.1	0	60.136	30.068
0	1	1CO	40.090	20.045
1	0	0 0	50.113	25.057
N 1	0		66.476	33.238
1	1	3000	80.181*	40.091*
1	1	1	51.903*	25.952*

<sup>\*5</sup>V only.

FWW.100Y.CO

# JOOY.COM.TW PERIPHERAL CLOCKS

ERIPHERAL	CLOCKS	W	100 Y.	PERIPHE
COMMCLK (Pin 1)	BUSCLK (Pin 6)	FDCLK (Pin 7)	KBCLK (Pin 8)	COMMCI (Pin 1)
1.846	32.01 or 16.00	24.00	12.00	1.846

### PERIPHERAL CLOCKS

COMMCLK	BUSCLK	FDCLK	KBCLK
(Pin 1)	(Pin 6)	(Pin 7)	(Pin 8)
1.846	16.00	24.00	12.00

<b>NV9155-36</b> CPUCLOCK		N.COM	TW ATW	WWW.	
FS2 (Pin 11)	FS1 (Pin 19)	FS0 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)	
0	0	0 C	8.054	4.027	
0	0	101	16.002	8.001	
0	1	0	59.875	29.936	
0	1	1	39.886	19.943	
1	0	0	50.113	25.057	
1	0	1	66.476	33.238	
1	1	0 4 0 0	80.181*	40.091*	
1	1	1	100.226*	50.113*	

### PERIPHERAL CLOCKS

COMMCLK	BUSCLK	FDCLK	KBCLK
(Pin 1)	(Pin 7)	(Pin 6)	(Pin 8)
40.00	15.00	24.00	12.00

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WW.100Y.COM.TW

COM.TW


W.100Y.COM.TW

WWW.1001.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



### **AV9155 Recommended External Circuit**




### Notes:

- 1. ICS recommends the use of an isolated ground plane for the **AV9155**. All grounds shown on this drawing should be connected to this ground plane. This ground plane should be connected to the system ground plane at a single point. Please refer to **AV9155** Board Layout Diagram.
- 2. A single power supply connection for all VDD lines at the  $2.2\mu F$  decoupling capacitor is recommended to reduce interaction of analog and digital circuits. The  $0.1\mu F$  decoupling capacitors should be located as close to each VDD pin as possible.
- 3. A 33 $\Omega$  series termination resistor should be used on any clock output which drives more than one load or drives a long trace (more than about two inches), especially when using high frequencies (>50 MHz). This termination resistor is put in series with the clock output line close to the clock output. It helps improve jitter performance and reduce EMI by damping standing waves caused by impedance mismatches in the output clock circuit trace.
- 4. The ferrite bead does not enhance the performance of the AV9155, but will reduce EMI radiation from the VDD line.





## AV9155 Recommended Board Layout




This is the recommended layout for the AV9155 to maximize clock performance. Shown are the power and ground connections, the ground plane, and the input/output traces.

Use of the isolated ground plane and power connection, as shown, will prevent stray high frequency ground and system noise from propagating through the device. When compared to using the system ground and power planes, this technique will minimize output clock jitter. The isolated ground plane should be connected to the system ground plane at one point, near the  $2.2\mu F$  decoupling cap. For lowest jitter performance, this isolated ground plane should be kept away from clock output pins and traces. Keeping the isolated ground plane area as small as possible will minimize EMI radiation. Use a sufficient gap between the isolated ground plane and system ground plane to prevent AC coupling. The ferrite bead in the VDD line optional, but will help reduce EMI.

The traces to distribute the output clocks should be over a system ground or power supply plane. The trace width should be about two times the thickness of the PC board between the trace and the underlying plane. These guidelines help minimize clock jitter and EMI radiation. The traces to distribute power should be as wide as possible.





# 20-Pin DIP Package

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# **Ordering Information**

AV9155-01N20, AV9155-02N20, AV9155-23N20, AV9155-36N20

Example:




### Notes:

Tape and reel packaging should be ordered with the suffix T&R. For instance, if the -01 in DIP and tape & reel is required, order the part as AV9155-01CN20T&R.







# **Ordering Information**

AV9155-01W20, AV9155-02M20, AV9155-23M20, AV9155-36M20

Example:

