

Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs

Check for Samples: CDCE913, CDCEL913


FEATURES

- Member of Programmable Clock Generator Family
 - CDCE913/CDCEL913: 1-PLL, 3 Outputs
 - CDCE925/CDCEL925: 2-PLL, 5 Outputs
 - CDCE937/CDCEL937: 3-PLL, 7 Outputs
 - CDCE949/CDCEL949: 4-PLL, 9 Outputs
- In-System Programmability and EEPROM
 - Serial Programmable Volatile Register
 - Nonvolatile EEPROM to Store Customer Setting
- Flexible Input Clocking Concept
 - External Crystal: 8 MHz to 32 MHz
 - On-Chip VCXO: Pull Range ±150 ppm
 - Single-Ended LVCMOS up to 160 MHz
- Free Selectable Output Frequency up to 230 MHz
- Low-Noise PLL Core
 - PLL Loop Filter Components Integrated
 - Low Period Jitter (Typical 50 ps)
- Separate Output Supply Pins
 - CDCE913: 3.3 V and 2.5 V

- CDCEL913: 1.8 V
- Flexible Clock Driver
 - Three User-Definable Control Inputs [S0/S1/S2], for example., SSC Selection, Frequency Switching, Output Enable, or Power Down
 - Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth™, WLAN, Ethernet™, and GPS
 - Generates Common Clock Frequencies
 Used With TI- DaVinci™, OMAP™, DSPs
 - Programmable SSC Modulation
 - Enables 0-PPM Clock Generation
- 1.8-V Device Power Supply
- Wide Temperature Range –40° C to 85° C
- Packaged in TSSOP
- Development and Programming Kit for Easy
 PLL Design and Programming (TI Pro-Clock™)

APPLICATIONS

 D-TV, STB, IP-STB, DVD-Player, DVD-Recorder, Printer



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DaVinci, OMAP, Pro-Clock are trademarks of Texas Instruments. Bluetooth is a trademark of Bluetooth SIG. I²C is a trademark of Philips Electronics. Ethernet is a trademark of Xerox Corporattion.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION

The CDCE913 and CDCEL913 are modular PLL-based low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to 3 output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable PLI

The CDCx913 has separate output supply pins, V_{DDOUT} , which is 1.8 V for CDCEL913 and 2.5 V to 3.3 V for CDCE913.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, BlueTooth, Ethernet, GPS) or interface (USB, IEEE1394, Memory Stick) clocks from e.g., a 27 MHz reference input frequency.

The PLL supports SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking which is a common technique to reduce electro-magnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic.

The device supports non-volatile EEPROM programming for ease customization of the device to the application. It is preset to a factory default configuration (see the DEFAULT DEVICE CONFIGURATION section). It can be re-programmed to a different application configuration before PCB assembly, or re-programmed by in-system programming. All device settings are programmable through SDA/SCL bus, a 2-wire serial interface.


Three programmable control inputs, S0, S1 and S2, can be used to select different frequencies, or change SSC setting for lowering EMI, or other control features like, outputs disable to low, outputs 3-state, power down, PLL bypass etc).

The CDCx913 operates in a 1.8 V environment. It operates in a temperature range of -40° C to 85° C.

Terminal Functions for CDCE913, CDCEL913

TERMINAL NAME PIN TSSOP14		UNA TO	NAME OF COMPTION	
		1/0	DESCRIPTION	
Y1–Y3	11, 9, 8	0	LVCMOS outputs	
Xin/CLK	1 1007	M	Crystal oscillator input or LVCMOS clock Input (selectable via SDA/SCL bus)	
Xout	14	0	Crystal oscillator output (leave open or pullup when not used)	
V _{Ctrl}	4	CON	VCXO control voltage (leave open or pullup when not used)	
V _{DD}	3	Power	1.8-V power supply for the device	
V	6.7	Dower	CDCEL913: 1.8-V supply for all outputs	
V_{DDOUT}	6, 7	Power	CDCE913: 3.3-V or 2.5-V supply for all outputs	
GND	5, 10	Ground	Ground	
S0	2	1.10	User-programmable control input S0; LVCMOS inputs; internal pullup 500k	
SDA/S1	13	I/O or I	SDA: bidirectional serial data input/output (default configuration), LVCMOS internal pullup; or S1: user-programmable control input; LVCMOS inputs; internal pullup 500k	
SCL/S2	12	WW.10	SCL: serial clock input LVCMOS (default configuration), internal pullup 500k or S2: user-programmable control input; LVCMOS inputs; internal pullup 500k	





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

WW.	COMPAN TIMENTO COMPANY	VALUE	UNIT
V _{DD}	Supply voltage range	-0.5 to 2.5	V
VI	Input voltage range (2) (3)	-0.5 to V _{DD} + 0.5	V
Vo	Output voltage range (2)	-0.5 to V _{DD} + 0.5	V
I _I	Input current ($V_I < 0$, $V_I > V_{DD}$)	20	mA
lo	Continuous output current	50 (0)	MA mA
T _{stg}	Storage temperature range	-65 to 150	°C
T _J	Maximum junction temperature	125	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) SDA and SCL can go up to 3.6V as stated in the Recommended Operating Conditions table.

PACKAGE THERMAL RESISTANCE for TSSOP (PW) PACKAGE(1) (2)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	AIRFLOW (Ifm)	TSSOP14 °C/W
	M. TON TOWN TOWN TOWN TOWN TOWN	0	106
	MAL TOOK ON IN MAL TOOK ON IN	150	93
T_JA	Thermal Resistance Junction to Ambient	200	92
	WWW.100X.COM. TW WWW.100X.COM	250	90
	M. M. Ton COM.	500	85
T_{JC}	Thermal Resistance Junction to Case	_	43
T _{JB}	Thermal Resistance Junction to Board	I 1	66
$R_{\theta JT}$	Thermal Resistance Junction to Top	(IN - 1	1.4
$R_{\theta JB}$	Thermal Resistance Junction to Bottom		62

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



RECOMMENDED OPERATING CONDITIONS

		MIN NON	MAX	UNIT
V_{DD}	Device supply voltage	1.7 1.8	3 1.9	V
$o_{M,I,i}$	Output Yx supply voltage for CDCE913, V _{DDOUT}	2.3	3.6	V
Vo	Output Yx supply voltage for CDCEL913, V _{DDOUT}	1.7	1.9	V
V_{IL}	Low-level input voltage LVCMOS	W.T.W	$0.3~V_{DD}$	V
V_{IH}	High-level input voltage LVCMOS	0.7 V _{DD}		V
V _{I (thresh)}	Input voltage threshold LVCMOS	0.5 V _{DI})	V
7.	Input voltage range S0	COM-0	1.9	V
$V_{I(S)}$	Input voltage range S1, S2, SDA, SCL; V _{I(thresh)} = 0.5 V _{DD}	0	3.6	V
V _{I(CLK)}	Input voltage range CLK	0	1.9	V
	Output current (V _{DDOUT} = 3.3 V)	ON CONTRACTIVE	±12	
I _{OH} /I _{OL}	Output current (V _{DDOUT} = 2.5 V)	COM	±10	mA
	Output current (V _{DDOUT} = 1.8 V)	700 r. COVI.1	±8	
CL	Output load LVCMOS	100Y.	15	pF
T _A	Operating free-air temperature	-40	85	°C

RECOMMENDED CRYSTAL/VCXO SPECIFICATIONS(1)

/N 1.	100Y.COM.TW WW. 100Y.COM.TW	MIN	NOM	MAX	UNIT
f _{Xtal}	Crystal input frequency range (fundamental mode)	8	27	32	MHz
ESR	Effective series resistance	M.M.	V.Co	100	Ω
f _{PR}	Pulling range (0 V ≤ V _{Ctrl} ≤ 1.8 V) ⁽²⁾	±120	±150	TW	ppm
11/11/	Frequency control voltage, V _{Ctrl}	0		V_{DD}	V
C ₀ /C ₁	Pullability ratio	7	001.	220	
CL	On-chip load capacitance at Xin and Xout	0	ANY.Co	20	pF

For more information about VCXO configuration, and crystal recommendation, see application report (SCAA085).

EEPROM SPECIFICATION

	MM W. TODY.CO. T.TW	WW. TOOY.COM.TW	MIN	TYP	MAX	UNIT
EEcyc	Programming cycles of EEPROM	WWW. ONY.COM TV	100	1000	OY.CO	cycles
EEret	Data retention	TAMM TOO COM	10	WW.I	av.C	years
		M.M. Jan COM.		4. 11. 1		OMr.
		W.100 r. COM.	勝特力			
		W 1, 100 X COM	胜特力电子	子(上海) 86-	-21-349	970699

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TV

Pulling range depends on crystal-type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min ±120 ppm applies for crystal listed in the application report (SCAA085).



TIMING REQUIREMENTS

over recommended ranges of supply voltage, load, and operating free-air temperature

	M MMM.E OV.CO	WWW.	Y.CO. MIN	NOM MAX	UNIT	
CLK_IN	CLK_IN REQUIREMENTS					
N.T 100	LVOVOO alad institution	PLL bypass mode	0	160	N 41 1-	
f _{CLK}	LVCMOS clock input frequency	PLL mode	8	160	MHz	
t _r / t _f	t _r / t _f Rise and fall time CLK signal (20% to 80%)		100Y.CO.	3	ns	
-7 CO	Duty cycle CLK at V _{DD} /2	COMP.	40%	60%		

WW.100Y.COM.TW

		_ 1 N N . I - 1	STANDARD MODE		T DE	UNIT
		MIN	MAX	MIN	MAX	
SDA/SCL TI	MING REQUIREMENTS (see Figure 12)	W.100	CON	[.]		
f _{SCL}	SCL clock frequency	00	100	0	400	kHz
t _{su(START)}	START setup time (SCL high before SDA low)	4.7	OY.Co	0.6		μS
t _{h(START)}	START hold time (SCL low after SDA low)	4	OV.C	0.6		μS
t _{w(SCLL)}	SCL low-pulse duration	4.7	100	1.3	· XI	μS
t _{w(SCLH)}	SCL high-pulse duration	4	1001.	0.6	V .	μS
t _{h(SDA)}	SDA hold time (SDA valid after SCL low)	0	3.45	0	0.9	μS
t _{su(SDA)}	SDA setup time	250	100	100	TW	ns
t _r	SCL/SDA input rise time		1000		300	ns
t _f	SCL/SDA input fall time		300		300	ns
t _{su(STOP)}	STOP setup time	4	10	0.6	WIN	μS
t _{BUS}	Bus free time between a STOP and START condition	4.7	M. M.	1.3	VTI	μs

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

WWW.100Y.COM.TW

Http://www. 100y. com. tw

W.100X.COM.TW

100Y.COM.TW

SCAS849E -JUNE 2007-REVISED MARCH 2010

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



www.ti.com

DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN TYP	(1) MAX	UNIT
OVERAL	L PARAMETER	VI.	M.In. COMP.	- 1		
- 1 T	M. M. 1001.	All outputs off, f _{CLK} = 27 MHz,	All PLLS on	1	1	
DD	Supply current (see Figure 3)	f _{VCO} = 135 MHz; f _{OUT} = 27 MHz	Per PLL	L _{LM}	9	mA
DD(OUT)	Supply current (see Figure 4 and Figure 5)	No load, all outputs on, $f_{OUT} = 27 \text{ MHz}$	$V_{DDOUT} = 3.3 \text{ V}$	N	.7	mA
LCU	Power-down current. Every circuit powered	f _{IN} = 0 MHz,	$V_{DDOUT} = 1.8 \text{ V}$ $V_{DD} = 1.9 \text{ V}$	11.3	30	μА
DD(PD)	down except SDA/SCL Supply voltage V _{dd} threshold for power-up	IIN = 0 IIII 12,	VDD = 1.0 V	ONETW		
V _(PUC)	control circuit	Y.CO.	WW.1007.	0.85	1.45	V
f _{vco}	VCO frequency range of PLL	N. Co. T.	11001	80	230	MHz
^f оит	LVCMOS output frequency	$V_{DDOUT} = 3.3 \text{ V}$ $V_{DDOUT} = 1.8 \text{ V}$	WWW.100	LCON.TW	230 230	MHz
LVCMOS	PARAMETER	MY.CO. TVI	WWW	Y.Co. TW		
V _{IK}	LVCMOS input voltage	$V_{DD} = 1.7 \text{ V}; I_{I} = -18 \text{ mA}$	M.In.	COM	-1.2	V
10	LVCMOS Input current	$V_{I} = 0 \text{ V or } V_{DD}; V_{DD} = 1.9 \text{ V}$	W.11	M. COW'L	±5	μΑ
I _{IH}	LVCMOS Input current for S0/S1/S2	$V_{I} = V_{DD}; V_{DD} = 1.9 \text{ V}$	MM.	T.115	5	μА
lic 1	LVCMOS Input current for S0/S1/S2	V _I = 0 V; V _{DD} = 1.9 V	I WIN.	ON COP	-4	μА
-TXN	Input capacitance at Xin/Clk	V _{ICIk} = 0 V or V _{DD}		Too I COMP.	6	
Cı	Input capacitance at Xout	V _{IXout} = 0 V or V _{DD}		1002		pF
	Input capacitance at S0/S1/S2	$V_{IS} = 0 \text{ V or } V_{DD}$	TOON TO	3		
CDCE913	3 - LVCMOS PARAMETER FOR V _{DDOUT} = 3.3	V - MODE	Wire Ire-	M. Par CO	VI.	
MA	71 100 Y. O. M. T. W.	$V_{DDOUT} = 3 \text{ V}, I_{OH} = -0.1 \text{ mA}$		2.9	Mil	
V _{OH}	LVCMOS high-level output voltage	$V_{DDOUT} = 3 \text{ V}, I_{OH} = -8 \text{ mA}$		2.4	ON TW	V
	NW.100 COM.	$V_{DDOUT} = 3 \text{ V}, I_{OH} = -12 \text{ mA}$ 2.2			On TV	
14	CONT.	V _{DDOUT} = 3 V, I _{OL} = 0.1 mA		TANN TOO	0.1	
V _{OL}	LVCMOS low-level output voltage	V _{DDOUT} = 3 V, I _{OL} = 8 mA		A. 100 J.	0.5	V
	MAN. TOON. COM.	V _{DDOUT} = 3 V, I _{OL} = 12 mA	TW	WW 1005	0.8	
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass	COMPANI	3	.2 CO	ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 3.3 V (20%–80%)	COM:	0	.6	ns
ijit(cc)	Cycle-to-cycle jitter ⁽²⁾ (3)	1 PLL switching, Y2-to-Y3	TITA	16	50 70	ps
jit(per)	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3	V.COM.	6	0 100	ps
sk(o)	Output skew (4), See Table 2	f _{OUT} = 50 MHz; Y1-to-Y3	-1 CON.	TINN.	60	ps
odc	Output duty cycle (5)	f _{VCO} = 100 MHz; Pdiv = 1	Or. CON.TA	45%	55%	OM.
CDCE913	3 - LVCMOS PARAMETER for V _{DDOUT} = 2.5	V – Mode	MY.CO TW	M.M.	100 Y.C	
	LINW. IN COM.	$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -0.1 \text{ mA}$		2.2	N.	Co_k
V _{OH}	LVCMOS high-level output voltage	$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -6 \text{ mA}$	100 , COM'1	1.7	M.Inc	V
	MAN	$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -10 \text{ mA}$	1100Y.	1.6	100	
	MAN. TO V.CO.	$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 0.1 \text{ mA}$	N. CO.	W W	0.1	N.C.
V _{OL}	LVCMOS low-level output voltage	$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 6 \text{ mA}$	M. Inc. O. COM.	TXI XX	0.5	V
	WW. 1007.00	V _{DDOUT} = 2.3 V, I _{OL} = 10 mA		1	0.7	
PLH, tPHL	Propagation delay	PLL bypass		3	.6	ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 2.5 V (20%–80%)	MANTENICO	0	.8	ns
-jit(cc)	Cycle-to-cycle jitter ⁽²⁾ (3)	1 PLL switching, Y2-to-Y3	100 . CO		50 70	ps
jit(per)	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3	WW 1007.	6	60 100	ps
t _{sk(o)}	Output skew ⁽⁴⁾ , See Table 2	f _{OUT} = 50 MHz; Y1-to-Y3	WWW.	WT	60	ps
odc	Output duty cycle ⁽⁵⁾	f _{VCO} = 100 MHz; Pdiv = 1	1 100°	45%	55%	11:7

All typical values are at respective nominal V_{DD}.

⁽²⁾ 10000 cycles.

⁽³⁾

Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, f_{VCO} = 108 MHz, f_{OUT} = 27 MHz (measured at Y2). The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider. odc depends on output rise and fall time (t_r/t_f); data sampled on rising edge (tr)

⁽⁵⁾



DEVICE CHARACTERISTICS (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP ⁽¹⁾ MAX	UNIT
CDCEL91	13 — LVCMOS PARAMETER for V _{DDOUT}	= 1.8 V - Mode	VI.	
-17	M MM 100X.	$V_{DDOUT} = 1.7 \text{ V}, I_{OH} = -0.1 \text{ mA}$	1.6	
V_{OH}	LVCMOS high-level output voltage	$V_{DDOUT} = 1.7 \text{ V}, I_{OH} = -4 \text{ mA}$	1.4	V
	. 1 V. 100	$V_{DDOUT} = 1.7 \text{ V}, I_{OH} = -8 \text{ mA}$	ON 1.1	
	T.T. W. 21100	V _{DDOUT} = 1.7 V, I _{OL} = 0.1 mA	0.1	
V _{OL}	LVCMOS low-level output voltage	$V_{DDOUT} = 1.7 \text{ V}, I_{OL} = 4 \text{ mA}$	0.3	V
	M. WWW.IO	$V_{DDOUT} = 1.7 \text{ V}, I_{OL} = 8 \text{ mA}$	0.6	
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass	2.6	ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 1.8 V (20%–80%)	0.7	ns
t _{jit(cc)}	Cycle-to-cycle jitter (6) (7)	1 PLL switching, Y2-to-Y3	80 110	ps
t _{jit(per)}	Peak-to-peak period jitter ⁽⁷⁾	1 PLL switching, Y2-to-Y3	100 130	ps
t _{sk(o)}	Output skew ⁽⁸⁾ , See Table 2	f _{OUT} = 50 MHz; Y1-to-Y3	50	ps
odc	Output duty cycle ⁽⁹⁾	f _{VCO} = 100 MHz; Pdiv = 1	45% 55%	
SDA/SCL	PARAMETER	W. COM. TW WWW	ON CONTRACTOR	
V _{IK}	SCL and SDA input clamp voltage	$V_{DD} = 1.7 \text{ V}; I_{I} = -18 \text{ mA}$	-1.2	V
I _{IH}	SCL and SDA input current	$V_{I} = V_{DD}; V_{DD} = 1.9 \text{ V}$	±10	μА
V _{IH}	SDA/SCL input high voltage (10)	W CONTROL WAY	0.7 V _{DD}	V
V _{IL}	SDA/SCL input low voltage ⁽¹⁰⁾	TAN TAN COMP.	0.3 V _{DD}	V
V _{OL}	SDA low-level output voltage	I _{OL} = 3 mA, V _{DD} = 1.7 V	0.2 V _{DD}	V
Cı	SCL/SDA Input capacitance	$V_i = 0 \text{ V or } V_{DD}$	3 10	pF

- (6) 10000 cycles.
- (7) Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, f_{VCO} = 108 MHz, f_{OUT} = 27 MHz (measured at Y2).
- (8) The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider.
- (9) odc depends on output rise and fall time (t_r/t_f); data sampled on rising edge (tr)
- (10) SDA and SCL pins are 3.3 V tolerant.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Load





Figure 2. Test Load for 50-Ω Board Environment

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787




TYPICAL CHARACTERISTICS



OUTPUT FREQUENCY $V_{DD} = 1.8 V,$ 14 $V_{DDOUT} = 3.3 V$ no load 3 Outputs on 12 10 DDOUT - mA 1 Output on 8 all Outputs off 0 10 30 90 110 130 150 170 190 210 230 f_{OUT} - Output Frequency - MHz

CDCE913

OUTPUT CURRENT



特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787



APPLICATION INFORMATION

CONTROL TERMINAL CONFIGURATION

The CDCE913/CDCEL913 has three user-definable control terminals (S0, S1, and S2) which allow external control of device settings. They can be programmed to any of the following functions:

- Spread spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power down control

The user can predefine up to eight different control settings. Table 1 and Table 2 explain these settings.

Table 1. Control Terminal Definition

External Control Bits	WWW.I	PLL1 Setting	MAIN.	Y1Setting Y1Setting
Control Function	PLL Frequency Selection	SSC Selection	Output Y2/Y3 Selection	Output Y1 and Power-Down Selection

Table 2. PLLx Setting (can be selected for each PLL individual)⁽¹⁾

	V .108	SSC Selection (Cent	er/Down)		
OM.TW	SSCx [3-bits]	O. O. LA	Center	Down	
0	0	0 1	0% (off)	0% (off)	
0	0	ON CHE	±0.25%	-0.25%	
000	1. W	0	±0.5%	-0.5%	
0	1	1.100 LOM.	±0.75%	-0.75%	
1. 1	0	1000	±1.0%	-1.0%	
V.CP TV	0	1001.00	±1.25%	-1.25%	
10N. F	1	0 CO	±1.5%	-1.5%	
100M.	1	WW.101 - CC	±2.0%	-2.0%	
100Y.		FREQUENCY SELEC	CTION ⁽²⁾	W.100	
FSx	CM.	1 100 X'C	FUNCTION	11/1/1007	
CO 0	TW	MAIN.	Frequency0	WW 100	
W.100 COM	. 1	TWW.Inc	Frequency1		
W.1001.	OU	TPUT SELECTION (3	³⁾ (Y2 Y3)	INW.In.	
YxYx	M.TW	WW 100	FUNCTION	W.10	
0	WT	MM	State0	WW	
TWW. To	OM.	MW.	State1	MAIN	
A A AND E					

- (1) Center/Down-Spread, Frequency0/1 and State0/1 are user-definable in PLLx Configuration Register;
- (2) Frequency0 and Frequency1 can be any frequency within the specified f_{VCO} range.
- (3) State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low or active

Table 3. Y1 Setting⁽¹⁾

Y1 SELEC	CTION
V1/100 X1/1.1	FUNCTION
0 177	State 0
MM. TOX.COM	State 1

 State0 and State1 are user definable in Generic Configuration Register and can be power down, 3-state, low, or active.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787



S1/SDA and S2/SCL pins of the CDCE913/CDCEL913 are dual function pins. In default configuration they are defined as SDA/SCL for the serial programming interface. They can be programmed as control-pins (S1/S2) by setting the appropriate bits in the EEPROM. Note that the changes to the Control Register (Bit [6] of Byte 02h) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).

S0 is **not** a multi use pin; it is a control pin only.

DEFAULT DEVICE CONFIGURATION

The internal EEPROM of CDCE913/CDCEL913 is pre-configured with a factory default configuration as shown in Figure 6 (The input frequency is passed through the output as a default). This allows the device to operate in default mode without the extra production step of programming it. The default setting appears after power is supplied or after power-down/up sequence until it is reprogrammed by the user to a different application configuration. A new register setting is programmed via the serial SDA/SCL Interface.




Figure 6. Default Configuration

Table 4 shows the factory default setting for the Control Terminal Register. Note that even though 8 different register settings are possible, in default configuration, only the first two settings (0 and 1) can be selected with S0, as S1 and S2 are configured as programming pins in default mode.

	W.10	0 z.	Y1	M.Ing COM.	PLL1 Settings	A. Ton COM.
Exter	nal Control Pins	S	Output Selection	Frequency Selection	SSC Selection	Output Selection
S2	S1	SO	Y1	FS1	SSC1	Y2Y3
SCL (I2C)	SDA (I2C)	0	3-state	f _{VCO1_0}	off	3-state
SCL (I2C)	SDA (I2C)	1.140	enabled	f _{VCO1_0}	off	enabled

Table 4. Factory Default Setting for Control Terminal Register⁽¹⁾

In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. They do not have any control-pin function but they are internally interpreted as if S1=0 and S2=0. S0, however, is a control-pin which in the default mode switches all outputs ON or OFF (as previously predefined).

SDA/SCL SERIAL INTERFACE

The CDCE913/CDCEL913 operates as a slave device of the 2-wire serial SDA/SCL bus, compatible with the popular SMBus or I2C specification. It operates in the standard-mode transfer (up to 100kbit/s) and fast-mode transfer (up to 400kbit/s) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDCE913/CDCEL913 are dual function pins. In the default configuration they are used as SDA/SCL serial programming interface. They can be re-programmed as general purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, Byte 02h, Bit [6].

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Copyright



DATA PROTOCOL

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of Bytes read-out are defined by Byte Count in the Generic Configuration Register. At Block Read instruction, all bytes defined in the Byte Count must be readout to correctly finish the read cycle.

Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte regardless of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM Write Cycle is initiated, the internal SDA registers are written into the EEPROM. During this Write Cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can be read out during the programming sequence (Byte Read or Block Read). The programming status can be monitored by *EEPIP*, byte 01h–bit 6.

The offset of the indexed byte is encoded in the command code, as described in Table 5.

1400000 7444000 (7 210)											
DEVICE	√ A6	A5	A4	A3	A2	A1 ⁽¹⁾	A0 ⁽¹⁾	R/W			
CDCE913/CDCEL913	1	1	0.0	0	1	01.00	11	1/0			
CDCE925/CDCEL925	1	1	0 0	0	1	0 0	0	1/0			
CDCE937/CDCEL937	TW 1	1	1000	1.11	1	(1.10)	011	1/0			
CDCE949/CDCEL949	TVI	1	0	1	1	0	0	1/0			

Table 5. Slave Receiver Address (7 Bits)

COMMAND CODE DEFINITION

Table 6. Command Code Definition

BIT	DESCRIPTION	MW.M. COM.
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation	WWW.IOOY.COM.ITW
(6:0)	Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation.	WWW. OOY.CO

Generic Programming Sequence




Figure 7. Generic Programming Sequence

⁽¹⁾ Address bits A0 and A1 are programmable via the SDA/SCL bus (byte **01**, bit [**1:0**]. This allows addressing up to 4 devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.

Byte Write Programming Sequence




Figure 8. Byte Write Protocol

Byte Read Programming Sequence





Figure 9. Byte Read Protocol

Block Write Programming Sequence



(1) Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, it is used for internal test purpose and should not be overwritten.

Figure 10. Block Write Protocol

Block Read Programming Sequence




Figure 11. Block Read Protocol

Timing Diagram for the SDA/SCL Serial Control Interface




Figure 12. Timing Diagram for SDA/SCL Serial Control Interface

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Copyright © 20



SDA/SCL HARDWARE INTERFACE

Figure 13 shows how the CDCE913/CDCEL913 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus but the speed may need to be reduced (400 kHz is the maximum) if many devices are connected.

Note that the pullup resistors (R_P) depends on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k Ω . It must meet the minimum sink current of 3 mA at V_{OL} max = 0.4 V for the output stages (for more details see the SMBus or I^2C^{TM} Bus specification).




Figure 13. SDA / SCL Hardware Interface

SDA/SCL CONFIGURATION REGISTERS

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE913/CDCEL913. All settings can be manually written into the device via the SDA/SCL bus or easily programmed by using the TI Pro-Clock™ software. TI Pro-Clock™ software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

Table 7. SDA/SCL Registers

MMA	Address Offset	IM	Register Description	Table
WW	00h	WY	Generic Configuration Register	Table 9
	10h	11.	PLL1 Configuration Register	Table 10

The grey-highlighted bits, described in the Configuration Registers tables in the following pages, belong to the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2. See the Control Terminal Configuration section.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787



Table 8. Configuration Register, External Control Terminals

				Y1)	WWW.IOV.CO	PLL1 Settings			
M	External Cont		External Contro Pins			Output Selection	Frequency Selection	SSC Selection	Output Selection
M	S2	S1	S0	Y1CON	FS1	SSC1	Y2Y3		
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0		
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1		
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2		
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3		
4	(1)	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4		
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5		
6	1	11	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6		
7	10	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7		
Ĭń	Addr	ess Offs	set ⁽¹⁾	04h	13h	10h-12h	15h		

⁽¹⁾ Address Offset refers to the byte address in the Configuration Register in Table 9 and Table 10. WWW.100Y.COM.TW WWW.100Y.COM WWW.100Y.CON

WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

100Y.COM.TW

WWW.100Y.COM.TW

100Y.COM.TW



Table 9. Generic Configuration Register

Offset ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾	TW WY	100Y.	Description				
	7	E_EL	Xb	Device identification (read-only): 1 is	CDCE913 (3.3 V o	out), 0 is CDCEL913	(1.8 V out)			
00h	6:4	RID	Xb	Revision Identification Number (read	only)	COM	-T			
	3:0	VID	1h	Vendor Identification Number (read only)						
$\neg O_{Mr}$.	7	-	0b	Reserved – always write 0	MW.	ON COM	TV			
	6	EEPIP	0b	EEPROM Programming Status4: ⁽⁴⁾ (r	ead only)		ogramming is completed in programming mode			
	5	EELOCK	0b	Permanently Lock EEPROM Data ⁽⁵⁾	WWW.	0 – EEPROM is not locked 1 – EEPROM will be permanently locked				
01h O	4	PWDN	0b	Note: PWDN cannot be set to 1 in th 0 – device active (PLL1 a	e EEPROM. nd all outputs are e	onfiguration register settings are unchanged) re enabled) lown and all outputs in 3-state)				
	3:2	INCLK	00b	Input clock coloction:	00 - Xtal	W. P	10 - LVCMOS			
	3.2 INCLR		ООВ	Input clock selection:	11 - reserved					
· Voo.	1:0	SLAVE_ADR	01b	Address Bits A0 and A1 of the Slave	Receiver Address	1007	TILL			
1.100	7	M1	1b	Clock source selection for output Y1:		0 – input clock	1 - PLL1 clock			
	6	SPICON	0b	Operation mode selection for pin 12/13 ⁽⁶⁾ 0 – serial programming interface SDA (pin 13) and SCL (pin 12) 1 – control pins S1 (pin 13) and S2 (pin 12)						
02h	5:4	Y1_ST1	11b	Y1-State0/1 Definition						
	3:2	Y1_ST0	01b	00 – device power down outputs in 3-State) 01 – Y1 disabled to 3-stat	TW	in power down and all 10 – Y1 disabled to low 11 – Y1 enabled				
	1:0	Pdiv1 [9:8]	· 10	WALL TO		0 – divider reset and stand-by				
03h	7:0	Pdiv1 [7:0]	001h	10-Bit Y1-Output-Divider Pdiv1:		1-to-1023 – divider value				
N. T.	7	Y1_7	0b	100	Mir	TXXI.	W.100	1		
	6	Y1_6	0b	MM 100X.Co						
	5	Y1_5	0b	WWW.IC. OV.C						
	4	Y1_4	0b			0 - State0 (prede	efined by Y1_ST0)			
04h	3	Y1_3	0b	Y1_x State Selection ⁽⁷⁾			efined by Y1_ST1)			
	2	Y1_2	0b	WW.IO						
	1	Y1_1	1b	M. 100 r						
	0	Y1_0	0b	1/						
05h	7:3	XCSEL	0Ah	Crystal Load Capacitor Selection ⁽⁸⁾	$\begin{array}{c} 00h \rightarrow 0 \text{ pF} \\ 01h \rightarrow 1 \text{ pF} \\ 02h \rightarrow 2 \text{ pF} \\ :14h\text{-to-} \end{array}$		i.e. XCSEL = 10pF	VCXO XO VCXO XO		
		M M.	V.CO	TW WWW	100 Y.C.	WIT	MAI.			
	2:0	- TXX 1V	0b	Reserved – do not write other than 0						

- (1) Writing data beyond '20h' may affect device function.
- (2) All data transferred with the MSB first.
- (3) Unless customer-specific setting.
- (4) During EEPROM programming, no data is allowed to be sent to the device via the SDA/SCL bus until the programming sequence is completed. Data, however, can be read out during the programming sequence (Byte Read or Block Read).
- (5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. No further programming is possible. Data, however can still be written via SDA/SCL bus to the internal register to change device function on the fly. But new data can no longer be saved to the EEPROM. EELOCK is effective only, if written into the EEPROM.
- (6) Selection of "control pins" is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL), and the two slave receiver address bits are reset to A0="0" and A1="0".
- (7) These are the bits of the Control Terminal Register (see Table 8). The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) has to be used to achieve the best clock performance. External capacitors should be used only to finely adjust CL by a few picofarads. The value of CL can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For CL > 20 pF, use additional external capacitors. Also, the value of the device input capacitance has to be considered which always adds 1.5 pF (6 pF//2 pF) to the selected CL. For more information about VCXO configuration and crystal recommendation, see application report SCAA085.



Table 9. Generic Configuration Register (continued)

Offset ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾	Description					
OCH	7:1 BCOUNT 20h		20h	7-Bit Byte Count (defines the number of have to be read out to correctly finish the	f bytes which will be sent from this device at the next Block Read transfer); all bytes ne read cycle.				
Obn	0	EEWRITE	0b	Initiate EEPROM Write Cycle (4) (9)	0– no EEPROM write cycle 1 – start EEPROM write cycle (internal register are saved to the EEPROM)				
07h-0Fh	-XXI	_ <u> </u>	0h	Unused address range	IN TO SECONDARY				

(9) The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level high does not trigger an EEPROM WRITE cycle. The EEWRITE bit has to be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

Table 10. PLL1 Configuration Register

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default (3)	OM.	DESCRIPTION				
001.	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC Selection	on (Modulation Amount) ⁽⁴⁾				
10h	4:2	SSC1_6 [2:0]	000b	Down	Center				
Just C	1:0 SSC1_5 [2:1]			000 (off) 000 (off) 001 – 0.25% 001 ± 0.25%					
	7	SSC1_5 [0]	000b	010 - 0.5%	010 ± 0.5%				
MOON	6:4	SSC1_4 [2:0]	000b	011 – 0.75% 100 – 1.0%	011 ± 0.75% 100 ± 1.0%				
11h	3:1	SSC1_3 [2:0]	000b	101 – 1.25%	101 ± 1.25%				
V. 100	0	SSC1_2 [2]	000b	110 – 1.5% 111 – 2.0%	110 ± 1.5% 111 ± 2.0%				
	7:6	SSC1_2 [1:0]	OOOD	at my contract the contract contract the contract contract the contract contract the contract					
12h	5:3	SSC1_1 [2:0]	000b	100Y. COM. TY					
	2:0	SSC1_0 [2:0]	000b	COMP.					
	7	FS1_7	0b	FS1_x: PLL1 Frequency Selection (4)					
	6	FS1_6	0b	M 100 Y. TOM.T					
	5	FS1_5	0b	M. TOOX.CO.					
401	4	FS1_4	0b	0 – f _{VCO1_0} (predefined by PLL1_0 – Multiplier/Divider value) 1 – f _{VCO1_1} (predefined by PLL1_1 – Multiplier/Divider value)					
13h	3	FS1_3	0b						
	2	FS1_2	0b	1 - I _{VCO1_1} (predefined by 1 LL1_1 - Initial plet/Divider Value)					
MA	1	FS1_1	0b						
	0	FS1_0	0b	CO.					
14h	7	MUX1	1b	PLL1 Multiplexer: 0 - PLL1 1 - PLL1 Bypass (PLL1 is in power down)					
		MOX1 10 PLL1 Multiplexer: 1 – PLL1 Bypass (PLL1 is in power down) M2 1b Output Y2 Multiplexer: 0 – Pdiv1							
	6	M2	1b	W 2 W 3 W 3 W	1 – Pdiv2				
	5:4	M2 M3	1b	Output Y3 Multiplexer:	1 - Pdiv2 00 - Pdiv1-Divider 01 - Pdiv2-Divider 10 - Pdiv3-Divider 11 - reserved				
		N.100X.COM		MANN 1002	00 – Pdiv1-Divider 01 – Pdiv2-Divider 10 – Pdiv3-Divider				
	5:4	M3	10b	MANN 1002	00 – Pdiv1-Divider 01 – Pdiv2-Divider 10 – Pdiv3-Divider 11 – reserved				
	5:4	M3 Y2Y3_ST1	10b	Output Y3 Multiplexer:	00 – Pdiv1-Divider 01 – Pdiv2-Divider 10 – Pdiv3-Divider 11 – reserved 00 – Y2/Y3 disabled to 3-State (PLL1 is in power down) 01 – Y2/Y3 disabled to 3-State 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled				
	5:4 3:2 1:0	M3 Y2Y3_ST1 Y2Y3_ST0	10b 11b 01b	Output Y3 Multiplexer: Y2, Y3-State0/1definition:	00 – Pdiv1-Divider 01 – Pdiv2-Divider 10 – Pdiv3-Divider 11 – reserved 00 – Y2/Y3 disabled to 3-State (PLL1 is in power down) 01 – Y2/Y3 disabled to 3-State 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled				
	5:4 3:2 1:0	M3 Y2Y3_ST1 Y2Y3_ST0 Y2Y3_7	10b 11b 01b	Output Y3 Multiplexer: Y2, Y3-State0/1definition:	00 – Pdiv1-Divider 01 – Pdiv2-Divider 10 – Pdiv3-Divider 11 – reserved 00 – Y2/Y3 disabled to 3-State (PLL1 is in power down) 01 – Y2/Y3 disabled to 3-State 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled				
	5:4 3:2 1:0 7 6	M3 Y2Y3_ST1 Y2Y3_ST0 Y2Y3_7 Y2Y3_6	10b 11b 01b 0b 0b	Output Y3 Multiplexer: Y2, Y3-State0/1definition: Y2Y3_x Output State Sele	00 – Pdiv1-Divider 01 – Pdiv2-Divider 10 – Pdiv3-Divider 11 – reserved 00 – Y2/Y3 disabled to 3-State (PLL1 is in power down) 01 – Y2/Y3 disabled to 3-State 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled ection (4)				
15h	5:4 3:2 1:0 7 6 5	M3 Y2Y3_ST1 Y2Y3_ST0 Y2Y3_7 Y2Y3_6 Y2Y3_5	10b 11b 01b 0b 0b 0b	Output Y3 Multiplexer: Y2, Y3-State0/1definition: Y2Y3_x Output State Sele	00 – Pdiv1-Divider 01 – Pdiv2-Divider 10 – Pdiv3-Divider 11 – reserved 00 – Y2/Y3 disabled to 3-State (PLL1 is in power down) 01 – Y2/Y3 disabled to 3-State 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled ection (4)				
15h	5:4 3:2 1:0 7 6 5 4	M3 Y2Y3_ST1 Y2Y3_ST0 Y2Y3_7 Y2Y3_6 Y2Y3_5 Y2Y3_4	10b 11b 01b 0b 0b 0b 0b 0b	Output Y3 Multiplexer: Y2, Y3-State0/1definition: Y2Y3_x Output State Sele	00 – Pdiv1-Divider 01 – Pdiv2-Divider 10 – Pdiv3-Divider 11 – reserved 00 – Y2/Y3 disabled to 3-State (PLL1 is in power down) 01 – Y2/Y3 disabled to 3-State 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled ection (4) eed by Y2Y3_ST0) eed by Y2Y3_ST1)				
15h	5:4 3:2 1:0 7 6 5 4 3	M3 Y2Y3_ST1 Y2Y3_ST0 Y2Y3_7 Y2Y3_6 Y2Y3_5 Y2Y3_4 Y2Y3_3	10b 11b 01b 0b 0b 0b 0b 0b 0b	Output Y3 Multiplexer: Y2, Y3-State0/1definition: Y2Y3_x Output State Sele	00 – Pdiv1-Divider 01 – Pdiv2-Divider 10 – Pdiv3-Divider 11 – reserved 00 – Y2/Y3 disabled to 3-State (PLL1 is in power down) 01 – Y2/Y3 disabled to 3-State 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled ection (4)				

(1) Writing data beyond 20h may adversely affect device function.

All data is transferred MSB-first.

(3) Unless a custom setting is used

WWW.roox.COM.TW WWW.r

⁽⁴⁾ The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



Table 10. PLL1 Configuration Register (continued)

WW.100Y.COM.TW

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default (3)	W 1 100 Y.	DESCRIPTION
16h	7	SSC1DC	0b	PLL1 SSC down/center selection:	0 – down 1 – center
JA Ton	6:0	Pdiv2	01h	7-Bit Y2-Output-Divider Pdiv2:	0 – reset and stand-by 1-to-127 is divider value
TI	7	11100	0b	Reserved – do not write others than	0
17h	6:0	Pdiv3	01h	7-Bit Y3-Output-Divider Pdiv3:	0 – reset and stand-by 1-to-127 is divider value
18h	7:0	PLL1_0N [11:4]	004h	TIN WITT	OOY. ONLTW
19h	7:4	PLL1_0N [3:0]	00411	TW WWW.	
19h	3:0	PLL1_0R [8:5]	000h		
146	7:3	PLL1_0R[4:0]	000h	PLL1_0 ⁽⁵⁾ : 30-Bit Multiplier/Divider v (for more information, see paragraph	alue for frequency f _{VCO1_0} n <i>PLL Multiplier/Divider Definition</i>)
1Ah	2:0	PLL1_0Q [5:3]	10h	ger mere and market, see paragraph	100
100 X . C.C.	7:5	PLL1_0Q [2:0]	Tun	COMP.	
	4:2	PLL1_0P [2:0]	010b	COMPLY	
1Bh Y	1:0	VCO1_0_RANGE	00b	f _{VCO1_0} range selection:	$00 - f_{VCO1_0} < 125 \text{ MHz}$ $01 - 125 \text{ MHz} \le f_{VCO1_0} < 150 \text{ MHz}$ $10 - 150 \text{ MHz} \le f_{VCO1_0} < 175 \text{ MHz}$ $11 - f_{VCO1_0} \ge 175 \text{ MHz}$
1Ch	7:0	PLL1_1N [11:4]	004h	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	
1Dh	7:4	PLL1_1N [3:0]	00411	TWY.CO. TY	
IDII	3:0	PLL1_1R [8:5]	000h	CONTRACT	WWW. COV.COM
1Eh	7:3	PLL1_1R[4:0]	UUUN	PLL1_1 ⁽⁵⁾ : 30-Bit Multiplier/Divider v (for more information see paragraph	alue for frequency f _{VCO1_1} PLL Multiplier/Divider Definition)
MAN	2:0	PLL1_1Q [5:3]	10h	(12) managraph	TWING CONT.
1Fh	7:5	PLL1_1Q [2:0]	1011	N. OOY.CO. STW	
	4:2	PLL1_1P [2:0]	010b	IN.In. COM.	TANN. TO COM.
	1:0	VCO1_1_RANGE	00b	f _{VCO1_1} range selection:	$00 - f_{VCO1_{-1}} < 125 \text{ MHz}$ $01 - 125 \text{ MHz} \le f_{VCO1_{-1}} < 150 \text{ MHz}$ $10 - 150 \text{ MHz} \le f_{VCO1_{-1}} < 175 \text{ MHz}$ $11 - f_{VCO1_{-1}} \ge 175 \text{ MHz}$

WWW.100Y.COM.TW PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0<N<4096

WWW.100Y.COM

W.100X.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.COM.TW

100Y.COM.TW



PLL Multiplier/Divider Definition

At a given input frequency (f_{IN}), the output frequency (f_{OUT}) of the CDCE913/CDCEL913 can be calculated:

$$f_{\text{OUT}} = \frac{f_{\text{IN}}}{\text{Pdiv}} \times \frac{N}{M} \tag{1}$$

where

M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL; Pdiv (1 to 127) is the output divider.

The target VCO frequency (f_{VCO}) of each PLL can be calculated:

$$f_{\text{VCO}} = f_{\text{IN}} \times \frac{N}{M} \tag{2}$$

The PLL internally operates as fractional divider and needs the following multiplier/divider settings:

• N

•
$$P = 4 - int \left(log_2 \frac{N}{M} \right) [if P < 0 then P = 0]$$

• Q = int
$$\left(\frac{N'}{M}\right)$$

•
$$R = N' - M \times Q$$

where

$$N' = N \times 2^{P}$$
;
 $N \ge M$;
 $100 \text{ MHz} < f_{VCO} > 200 \text{ MHz}$;
 $16 \le q \le 63$
 $0 \le p \le 7$
 $0 \le r \le 51$

Example:

for
$$f_{\text{IN}} = 27 \text{ MHz}$$
; M = 1; N = 4; Pdiv = 2;
 $\rightarrow f_{\text{OUT}} = 54 \text{ MHz}$ $\rightarrow f_{\text{OUT}} = 74.25 \text{ MHz}$ $\rightarrow f_{\text{OUT}} = 74.25 \text{ MHz}$ $\rightarrow f_{\text{VCO}} = 108 \text{ MHz}$ $\rightarrow f_{\text{VCO}} = 148.50 \text{ MHz}$ $\rightarrow P = 4 - \text{int}(\log_2 4) = 4 - 2 = 2$ $\rightarrow N'' = 4 \times 2^2 = 16$ $\rightarrow Q = \text{int}(16) = 16$ $\rightarrow Q = \text{int}(22) = 22$ $\rightarrow R = 44 - 44 = 0$

The values for P, Q, R, and N' are automatically calculated when using Tl Pro-Clock™ software.

WWW.100X

WWW.100X.COM.



REVISION HISTORY

WW.100Y.COM.TW

MMM.700

WWW.100Y.COM.TW

WWW.100Y.COM

W W W.LI.C	GONOGO GONE 2007 REVICEE	7 W/ (TOTT 2010
	REVISION HISTORY	
Change	es from Revision B (December 2007) to Revision C	Page
	led SDA and SCL can go up to 3.6V as stated in the Recommended Operating Conditions table	
	eted 230 value, moved to Maxeted 230 value, moved to Max	
Change	es from Revision C (September) to Revision D	Page
	eted sentence - A different default setting can be programmed upon customer request. Contact Texas ruments sales or marketing representative for more information.	10
Change	es from Revision D (October 2009) to Revision E	Page
	led PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0 <n<4096 configure="" foot="" pll1="" register="" table<="" td="" to=""><td></td></n<4096>	
 Add 	led PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511 to PLL Multiplier/Divider Definition Section	18

WWW.100Y.COM.T

WWW.1003

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

W.100X.COM.TW

100Y.COM.TW



26-Apr-2012

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ MSL Peak Temp ⁽³⁾ Ball Finish	Samples (Requires Login)
CDCE913PW	ACTIVE	TSSOP	PW	14	CON 90	Green (RoHS & no Sb/Br)	CU NIPDAU Level-1-260C-UNLIM	Add to cart
CDCE913PWG4	ACTIVE	TSSOP	PW	14	CO 90	Green (RoHS & no Sb/Br)	CU NIPDAU Level-1-260C-UNLIM	Add to cart
CDCE913PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU Level-1-260C-UNLIM	Add to cart
CDCE913PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU Level-1-260C-UNLIM	Add to cart
CDCEL913PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU Level-1-260C-UNLIM	Add to cart
CDCEL913PWG4	ACTIVE	TSSOP	PW	14	N.10\90	Green (RoHS & no Sb/Br)	CU NIPDAU Level-1-260C-UNLIM	Add to cart
CDCEL913PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU Level-1-260C-UNLIM	Add to cart
CDCEL913PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU Level-1-260C-UNLIM	Add to cart

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

PACKAGE OPTION ADDENDUM



26-Apr-2012

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCEL913:

Automotive: CDCEL913-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787


PACKAGE MATERIALS INFORMATION


14-Jul-2012 www ti com

TAPE DIMENSIONS

TAPE AND REEL INFORMATION

REEL DIMENSIONS





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers
T	M. 100 r. COW. I

TAPE AND REEL INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadran
CDCE913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CDCEL913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

WWW.100Y.COM.TW


wy.com.TW

WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW

ov.COM.TW 14-Jul-2012 www ti com



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE913PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
DCEL913PWR	TSSOP	PW	14	2000	367.0	367.0	35.0

WWW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

WWW.100Y.COM.TW

10Y.COM.TW


Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.1007.C

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


D Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

