勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SN74F163A SYNCHRONOUS 4-BIT BINARY COUNTER

SDFS088A - MARCH 1987 - REVISED AUGUST 2001

- Internal Look-Ahead Circuitry for Fast Counting
- Carry Output for N-Bit Cascading
- Fully Synchronous Operation for Counting

description

This synchronous, presettable, 4-bit binary counter has internal carry look-ahead circuitry for use in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when

D. DB. OR N PACKAGE (TOP VIEW) CLR 16 V_{CC} CLK [] 15 RCO Α 3 Q_A вΠ 13 Q_B C 5 Q_{C} D 6 Q_D ENP [10 ENT GND I LOAD

so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that normally are associated with asynchronous (ripple-clock) counters. However, counting spikes can occur on the ripple-carry (RCO) output. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of CLK.

This counter is fully programmable. That is, it can be preset to any number between 0 and 15. Because presetting is synchronous, a low logic level at the load (\overline{LOAD}) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of ENP and ENT.

The clear function is synchronous, and a low logic level at the clear ($\overline{\text{CLR}}$) input sets all four of the flip-flop outputs to low after the next low-to-high transition of the clock, regardless of the levels of ENP and ENT. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications, without additional gating. This function is implemented by the ENP and ENT inputs and an RCO output. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled, produces a high-logic-level pulse while the count is 15 (HHHH). The high-logic-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

The SN74F163A features a fully independent clock circuit. Changes at ENP, ENT, or $\overline{\text{LOAD}}$ that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the setup and hold times.

ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – N	Tube	SN74F163AN	SN74F163AN		
000 to 7000	0010	Tube	SN74F163AD	E400A		
0°C to 70°C	SOIC - D	Tape and reel	SN74F163ADR	F163A		
	SSOP - DB	Tape and reel	SN74F163ADBR	F163A		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SDFS088A - MARCH 1987 - REVISED AUGUST 2001

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

state diagram






SDFS088A - MARCH 1987 - REVISED AUGUST 2001

WWW.100Y.COM.TW


VWW.100Y.COM.TW




SDFS088A - MARCH 1987 - REVISED AUGUST 2001

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

logic symbol, each flip-flop



logic diagram, each flip-flop (positive logic)






SDFS088A - MARCH 1987 - REVISED AUGUST 2001

typical clear, preset, count, and inhibit sequences

The following timing sequence is illustrated below:

- 1. Clear outputs to zero
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit



SDFS088A - MARCH 1987 - REVISED AUGUST 2001

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range,	V _{CC}	–0.5 V to 7 V
Input voltage range, V	(see Note 1)	–1.2 V to 7 V
Input current range		–30 mA to 5 mA
Voltage range applied	to any output in the high state	0.5 V to V _{CC}
	t in the low state	
	dance, θ _{JA} (see Note 2): D package	
31 1001.C OM.TW		82°C/W
	N package	67°C/W
Storage temperature ra	ange, T _{sta}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

	MM. 100X.C. MITH WILLIAMS ON TW	MIN	NOM	MAX	UNIT
Vсс	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2	1111-2	on V.	V
V_{IL}	Low-level input voltage	· 41	WW.	0.8	CA
Ι _{ΙΚ}	Input clamp current	V-	TW.	-18	mA
loh	High-level output current	L.M.	MAL.	41 1 0 1	mA
loL	Low-level output current	TW	WW	20	mA
TA	Operating free-air temperature	0	TAI W	70	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONTE	ST CONDITIONS	MIN	TYP‡	MAX	UNIT
VIK	Wire	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA	- XXI		-1.2	V
V	WAL	$V_{CC} = 4.5 \text{ V},$	I _{OH} = – 1 mA	2.5	3.4	4	V V
VOH	MMA	V _{CC} = 4.75 V,	I _{OH} = -1 mA	2.7		1//	V
VOL	Wir	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 20 mA		0.3	0.5	V
lį		$V_{CC} = 5.5 \text{ V},$	V _I = 7 V	OMr.	-XX	0.1	mA
lіН	1/1/	V _{CC} = 5.5 V,	V _I = 2.7 V	MON.	I .	20	μΑ
	ENP, CLK, A, B, C, D	M. 1007.Co.	TW WWW. 100x.		TW	- 0.6	111
Ι _Ι L	ENT, LOAD	$V_{CC} = 5.5 \text{ V},$	V _I = 0.5 V	Co	TW	- 1.2	mA
	CLR	WW.100 2 CO		J CO	Nr.	- 1.2	
los§		V _{CC} = 5.5 V,	V _O = 0	-60		-150	mΑ
Icc		V _{CC} = 5.5 V	TIM		37	55	mΑ

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.



NOTES: 1. The input voltage ratings may be exceeded provided the input current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SDFS088A - MARCH 1987 - REVISED AUGUST 2001

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} =	= 5 V, 25°C	MIN	MAX	UNIT
			MIN	MAX	IN		
f _{clock} Clock frequency	WW. CO. CTW	MINI	1000	100	0	90	MHz
Ing COMP.	CLK high or low (loading)		5	$^{\Gamma}C_{\Omega_{h}}$	5		
t _W Pulse duration	CLK (counting)	High	4	41 CO	4	1	ns
TIOOY.CO TITW	CLK (counting)	Low	6	1.	7	7	
W. CO. TW	Data before CLK↑	High or low	5	OY.	5	LM	
		High	11	anv.	11.5	TW	
t _{SU} Setup time	LOAD and CLR before CLK↑	Low	8.5	100	9.5	-XX	ns
	ENP and ENT before CLK↑	High	11	700 x	11.5	V.I.	7
	ENP and ENT before CLK	Low	5	1100	5	TIM	
TWW.Ind COM.	Data after CLK↑	High or low	2	N. P.	2	75.	W
t Wieldting COVI	101D - 101D - 11-1 011	High	2	M.In	2	O_{Mr} .	
t _h Hold time	LOAD and CLR after CLK↑	Low	0	-TXV.1	0 ,	MOD	ns
	ENP and ENT after CLK↑	High or low	0	14	0		W

switching characteristics (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 PF, R _L = 500 Ω, T _A = 25°C			$V_{CC} = 4.5 \text{ V TO } 5.5 \text{ V},$ $C_L = 50 \text{ PF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN TO MAX}^{\dagger}$		UNIT
	· COM	WWW.	MIN	TYP	MAX	MIN	MAX	
f _{max}	N.Ing. COM.	TWW.Inc	100	120	N	90	1.10	MHz
^t PLH	CLK (LOAD high)	W 100	2.7	5.1	7.5	2.7	8.5	-1 C(
t _{PHL}		Any Q	2.7	7.1	10	2.7	11	ns
^t PLH	CLK (LOAD low)	N A	3.2	5.6	8.5	3.2	9.5	01.0
^t PHL		Any Q	3.2	5.6	8.5	3.2	9.5	ns
^t PLH	CLK	DCO	4.2	9.6	14	4.2	15	no.
^t PHL	CLK	RCO	4.2	9.6	14	4.2	15	ns
^t PLH	ENT OY COM	RCO	1.7	4.1	7.5	1.7	8.5	1 100
^t PHL	ENIO CO	NCO NCO	1.7	4.1	7.5	1.7	8.5	ns


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.III. WWW.100Y.COM.TW NOTE 4: Load circuits and waveforms are shown in Figure 1. MMM700MCOM-



SDFS088A - MARCH 1987 - REVISED AUGUST 2001

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns, duty cycle = 50%.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.