

April 1988 Revised September 2000

74F175 Quad D-Type Flip-Flop

General Description

The 74F175 is a high-speed quad D-type flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, LOW.

Features


- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset
- True and complement output

Ordering Code:


Order Number	Package Number	Package Description			
74F175SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow			
74F175SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74F175PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Http://www. 100y. com. tw

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}	
D ₀ -D ₃	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA	
MR	Master Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
Q_0-Q_3	True Outputs	50/33.3	−1 mA/20 mA	
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	50/33.3	-1 mA/20 mA	

Functional Description


The 74F175 consists of four edge-triggered D-type flipflops with individual D inputs and Q and \overline{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and Q outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs. The 74F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

Truth Table

uth T	able			
T	Inputs	W	Out	puts
MR	СР	D _n	Q _n	$\overline{\mathbf{Q}}_{\mathbf{n}}$
$O_{I_{1}I_{2}}$	Х	Х	LI .	Н
Н		Н	Н	105
Н		L	N L	Н

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- ∠ = LOW-to-HIGH Clock Transition

Logic Diagram



Http://www.100y.com.tw

Absolute Maximum Ratings(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$

Junction Temperature under Bias -55° C to $+150^{\circ}$ C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC} 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) $\qquad \qquad \text{twice the rated I}_{\text{OL}} \, (\text{mA})$

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	4	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0	N.Ja	CO	V	ī	Recognized as a HIGH Signa
V _{IL}	Input LOW Voltage		10 44	100	0.8	V	4	Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage		-111	Mir	-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	10% V _{CC} 5% V _{CC}	2.5 2.7	NW.1	10 x .	O.V.	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}	- - 1	WW.	0.5	COM	Min	I _{OL} = 20 mA
l _{IH}	Input HIGH Current	TW		NWW	5.0	μА	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test	TW		WW	7.0	μΑ	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Current	WIL		WW	50	μА	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	T.M.	4.75	W	N Y	OOV.C	0.0	$I_{ID} = 1.9 \mu A$ All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	OMJ	N	V	3.75	μА	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current		TW	4	-0.6	mA	Max	V _{IN} = 0.5V
Ios	Output Short-Circuit Current	COM_F	-60		-150	mA	Max	V _{OUT} = 0V
I _{CC}	Power Supply Current		LL	22.5	34.0	mA	Max	$CP = \mathcal{F}$ $D_n = \overline{MR} = HIGH$

WWW.100Y.COM.

WWW.100Y.COM.TW 400 Y.COM.TW **AC Electrical Characteristics**

WWW.100Y.COM.TW


Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Тур	Max	Min	Max	Min	Max	WIT
f _{MAX}	Maximum Clock Frequency	100	140	-1	80	VIV	100	-7 COD	MHz
t _{PLH}	Propagation Delay	4.0	5.0	6.5	3.5	8.5	4.0	7.5	ns
t _{PHL}	CP to Q_n or \overline{Q}_n	4.0	6.5	8.5	4.0	10.5	4.0	9.5	
t _{PHL}	Propagation Delay MR to Q _n	4.5	9.0	11.5	4.5	15.0	4.5	13.0	ns
t _{PLH}	Propagation Delay MR to Qn	4.0	6.5	8.0	4.0	10.0	4.0	9.0	ns

AC Operating Requirements


Symbol	Parameter	$T_A = +25$ °C $V_{CC} = +5.0V$	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$	$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$	Units	
	CO. TA MM.	Min Max	Min Max	Min Max		
t _S (H)	Setup Time, HIGH or LOW	3.0	3.0	3.0	05/	
t _S (L)	D _n to CP	3.0	3.0	3.0	ns	
t _H (H)	Hold Time, HIGH or LOW	1.0	1.0	1.0		
t _H (L)	D _n to CP	1.0	2.0	1.0		
t _W (H)	CP Pulse Width	4.0	4.0	4.0	ns	
t _W (L)	HIGH or LOW	5.0	5.0	5.0		
t _W (L)	MR Pulse Width, LOW	5.0	5.0	5.0	ns	
t _{REC}	Recovery Time, MR to CP	5.0	5.0	5.0	ns	


WWW.100Y

Http://www. 100y. com. tw









16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.