

April 1988 Revised September 2000

74F273 Octal D-Type Flip-Flop

General Description

The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset $(\overline{\text{MR}})$ inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the \overline{MR} input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Features

- Ideal buffer for MOS microprocessor or memory
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See 74F377 for clock enable version
- See 74F373 for transparent latch version
- See 74F374 for 3-STATE version


Ordering Code:

Order Number	Package Number	Package Description
74F273SC M20B		20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F273PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


D3 D4 D5 D6 D7

Logic Symbols



 D_2

Connection Diagram



WWW.10

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
D ₀ -D ₇	Data Inputs	1.0/1.0	20 μA/-0.6 mA
MR	Master Reset (Active LOW)	1.0/1.0	20 μA/-0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA
Q_0-Q_7	Data Outputs	50/33.3	-1 mA/20 mA

Mode Select-Function Table


Operating Mode	1007.00	Inputs			
	MR	СР	D _n	Q _n	
Reset (Clear)	LINE L	X	X	Ĺ	
_oad "1"	. 1H	CO5/102	h	Н	
₋oad "0"	HOOY	~		NF.	

- H = HIGH Voltage Level steady state
- oY.COM.TW h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition

WWW.100Y.COM.TW

- L = LOW Voltage Level steady state
- I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition
- ∠ = LOW-to-HIGH clock transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. WWW.100Y.COM.TW

Absolute Maximum Ratings(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$

Junction Temperature under Bias -55°C to +150°C

V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V

 $\begin{array}{ll} \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Current (Note 2)} & -30 \mbox{ mA to } +5.0 \mbox{ mA} \end{array}$

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Гур Мах	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0	1007.	V	4	Recognized as a HIGH Signa
V _{IL}	Input LOW Voltage		0.8	V	(N)	Recognized as a LOW Signa
V _{CD}	Input Clamp Diode Voltage	W.	-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10% V Voltage 5% V		N.100Y.C	V	Min	I _{OH} = -1 mA
V _{OL}	Output LOW 10% V Voltage 5% V		0.5 0.5	V	Min	I _{OL} = 20 mA
ін	Input HIGH Current	N N	5.0	μА	Max	V _{IN} = 2.7V
BVI	Input HIGH Current Breakdown Test	-XX	7.0	μА	Max	V _{IN} = 7.0V
CEX	Output HIGH Leakage Current		50	μА	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	4.75	WWW.	V	0.0	$I_{ID} = 1.9 \mu A$ All other pins grounded
OD	Output Leakage Circuit Current	TW	3.75	μА	0.0	V _{IOD} = 150 mV All other pins grounded
lL IL	Input LOW Current	N. T.	-0.6	mA	Max	V _{IN} = 0.5V
os	Output Short-Circuit Current	-60	-150	mA	Max	V _{OUT} = 0V
ССН	Power Supply Current	MIN	44 56	mA	Max	$CP = \sqrt{}$ $D_n = \overline{MR} = HIGH$

Http://www. 100y. com. tw

Y.COM.TW

OY.COM.TW

WW.100Y.COM.TV

WWW.100Y.COM.


WWW.10

WWW.100Y.COM.TW WWW.100Y.COM.TW 100Y.COM.TW **AC Electrical Characteristics**


AC E	ectrical Characterist	ics							
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = 5.0V$ $C_L = 50$ pF		Units	
		Min	Тур	Max	Min	Max	Min	Max	WT
f _{MAX}	Maximum Clock Frequency	160	COMP.	-1	95	- XIV	130	1 COD	MHz
t _{PLH}	Propagation Delay	3.0		7.0	2.5	9.5	2.5	7.5	Tre
t _{PHL}	Clock to Output	4.0		9.00	3.0	11.0	3.5	9.0	ns
t _{PLH}	Propagation Delay MR to Output	4.5	A COM	9.5	3.0	11.0	4.0	10.0	ns


AC Operating Requirements

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = 5.0V$		Units	
	Ohr.	Min	Max	Min	Max	Min	Max	Y.C.	
t _S (H)	Setup Time, HIGH or LOW	3.0		3.5		3.0	M.r.	-16	
t _S (L)	Data to CP	3.5		4.0		3.5	10	ns	
t _H (H)	Hold Time, HIGH or LOW	0.5	-1 CO	1.0	(1	0.5	14105		
t _H (L)	Data to CP	1.0		1.0		1.0	-xx 1		
t _W (L)	MR Pulse Width, LOW	6.0	N.C	4.0	W.	6.0	M 41.	ns	
t _W (H)	CP Pulse Width	6.0)0	5.0		6.0	-1111	ns	
t _W (L)	HIGH or LOW	6.0		5.0		6.0			
t _{REC}	Recovery Time, MR to CP	3.0	10-	4.5		3.5	-TWV	ns	









20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.