# DATA SHEE

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## 74HC/HCT390 Dual decade ripple counter

**Product specification** File under Integrated Circuits, IC06 December 1990





### 74HC/HCT390

### **FEATURES**

- · Two BCD decade or bi-quinary counters
- One package can be configured to divide-by-2, 4, 5, 10, 20, 25, 50 or 100
- Two master reset inputs to clear each decade counter individually
- · Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT390 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT390 are dual 4-bit decade ripple counters divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD

decade or bi-quinary configuration, since they share a common master reset input (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clocks  $(n\overline{CP}_0$  and  $n\overline{CP}_1$ ) of each section allow ripple counter or frequency division applications of divide-by-2, 4, 5, 10, 20, 25, 50 or 100.

Each section is triggered by the HIGH-to-LOW transition of the clock inputs (nCP $_0$  and nCP $_1$ ). For BCD decade operation, the nQ $_0$  output is connected to the nCP $_1$  input of, the divide-by-5 section. For bi-quinary decade operation, the nQ $_3$  output is connected to the nCP $_0$  input and nQ $_0$  becomes the decade output.

The master reset inputs (1MR and 2MR) are active HIGH asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A HIGH level on the nMR input overrides the clocks and sets the four outputs LOW.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

OVMDOL	100X COM	CONDITIONS	TYP	18 19 26 19 18	MAT
SYMBOL	PARAMETER	CONDITIONS	НС	нст	UNIT
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	MA	1007	Com
	$n\overline{CP}_0$ to $nQ_0$	ON.COM.	14	18 19 26 19	ns
	$n\overline{CP}_1$ to $nQ_1$	COM	15		ns
	$n\overline{CP}_1$ to $nQ_2$	1001. COM: I.A.	23		ns
	$n\overline{CP}_1$ to $nQ_3$	1100Y.COM.TW	15		ns
	nMR to Q <sub>n</sub>	100Y.CO.T.TW	16	18	ns
f <sub>max</sub>	maximum clock frequency nCP <sub>0</sub> , nCP <sub>1</sub>	N. LOOY.COM	66 📢	61	MHz
Cı	input capacitance	M. Tr. COM.	3.5	3.5	pF .
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	20	21	pF

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM


## Dual decade ripple counter


### 74HC/HCT390


### ORDERING INFORMATION

### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	1CP <sub>0</sub> , 2CP <sub>0</sub>	clock input divide-by-2 section (HIGH-to-LOW, edge-triggered)
2, 14	1MR, 2MR	asynchronous master reset inputs (active HIGH)
3, 5, 6, 7	1Q <sub>0</sub> to 1Q <sub>3</sub>	flip-flop outputs
4, 12	1CP <sub>1</sub> , 2CP <sub>1</sub>	clock input divide-by-5 section (HIGH-to-LOW, edge triggered)
8 CON	GND	ground (0 V)
13, 11, 10, 9	2Q <sub>0</sub> to 2Q <sub>3</sub>	flip-flop outputs
16	V <sub>CC</sub>	positive supply voltage







WWW.100Y.COM.TW WWW.100Y.COM.TW 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### 74HC/HCT390




Fig.4 Functional diagram.

## BCD COUNT SEQUENCE FOR 1/2 THE "390"

COLINIT	Į.	OUTPUTS							
COUNT	$Q_0$	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>					
CO.	ŁN.	L	L	T.					
~ (10M.	Н	L	L	WW.					
201	L	Н	L	L					
3	Н	Н	L	L					
4	L J	Ĺ	Н	D'					
5	H	LN	Н	LWV					
6	$\mathcal{Q}_{N}$	H	Н	L					
7	Ю	Н	Н	L					
8	Lo	L	L	Н					
9 00	Н	LIT	Ľ	Н					

### Notes


Output Q<sub>0</sub> connected to nCP<sub>1</sub> with counter input on nCP<sub>0</sub>.
H = HIGH voltage level
L = LOW voltage level

## BI-QUINARY COUNT SEQUENCE FOR 1/2 THE "390"

COUNT	OUTPUTS							
COUNT	$Q_0$	Q <sub>1</sub>	Q <sub>2</sub>	$Q_3$				
<b>V</b> 0	ĿŃ	L	L	L				
V. (10)	L	Н	L	L				
2	L	L	Н	L				
3	V.	Н	Н	L				
1004	LI	L	L	Н				
5	Н	ĽŴ	L	L				
6	Н	H	L	L				
7	H	L	Н	L				
8	HO	Н	Н	L				
9100	H	L/1.	L	Н				

### Note

Output Q<sub>3</sub> connected to nCP<sub>0</sub> with counter input on nCP<sub>1</sub>.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

74HC/HCT390

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL	VITA WALL	100x.		V.I.	T <sub>amb</sub> (°	C)			COM	TEST CONDITIONS		
	DADAMETED	1 100 X		M.TV	74HC		المما	LTV				
	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub> (V)	WAVEFORMS		
	OM.TW WW	min.	typ.	max.	min.	max.	min.	max.	7.0	DM.	W.	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>0</sub> to nQ <sub>0</sub>	WW.1	47 17 14	145 29 25	TY	180 36 31	W	220 44 38	ns	2.0 4.5 6.0	Fig.6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>1</sub>	WWW	50 18 14	155 31 26	OM.	195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig.6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>2</sub>	WY	74 27 22	210 42 36		265 53 45	V .	315 63 54	ns	2.0 4.5 6.0	Fig.6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>3</sub>		50 18 14	155 31 26	N.CO	195 39 33	TW TW	235 47 40	ns	2.0 4.5 6.0	Fig.6	
t <sub>PHL</sub>	propagation delay nMR to nQ <sub>n</sub>	Ĭ	52 19 15	165 33 28	100Y	205 41 35	TW	250 50 43	ns	2.0 4.5 6.0	Fig.7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time	LM M	19 7 6	75 15 13	N.100	95 19 16	M.T M.	110 22 19	ns	2.0 4.5 6.0	Fig.6	
t <sub>W</sub>	clock pulse width nCP <sub>0</sub> , nCP <sub>1</sub>	80 16 14	19 7 6	M	100 20 17	700X.	120 24 20	TW LTW	ns	2.0 4.5 6.0	Fig.6	
t <sub>W</sub>	master reset pulse width HIGH	80 17 14	28 10 8		105 21 18	N.100	130 26 22	M.TY	ns	2.0 4.5 6.0	Fig.7	
t <sub>rem</sub>	removal time nMR to nCP <sub>n</sub>	75 15 13	22 8 6	V.	95 19 16	NN.	110 22 19	COM	ns	2.0 4.5 6.0	Fig.7	
f <sub>max</sub>	maximum clock pulse frequency nCP <sub>0</sub> , nCP <sub>1</sub>	6.0 30 35	20 60 71	N	4.8 24 28	NW	4.0 20 24	A'CO	MHz	2.0 4.5 6.0	Fig.6	

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

74HC/HCT390

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nCP <sub>0</sub>	0.45
nCP <sub>1</sub> , nMR	0.60

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

SYMBOL	OY.COM.TW	T <sub>amb</sub> (°C)								TEST CONDITIONS	
	OOY.CO.M.TY	MA	TXV.1	001.	74HC	T		MA	W.10	93.	ON:IV
	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(V)	COM.TW
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>0</sub> to nQ <sub>0</sub>		21	34	Y.C	43		51	ns	4.5	Fig.6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>1</sub>		22	38	00X.	48	TW	57	ns	4.5	Fig.6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>2</sub>		30	51	700X	64	M.TV	77	ns	4.5	Fig.6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>3</sub>	TW	22	38	N.10	48	OM.	57	ns	4.5	Fig.6
t <sub>PHL</sub>	propagation delay nMR to nQ <sub>n</sub>	TW	21	36	VW.1	45	$co_M$	54	ns	4.5	Fig.7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time	M.TV	7	15	WW	19	CO	22	ns	4.5	Fig.6
t <sub>W</sub>	clock pulse width nCP <sub>0</sub> , nCP <sub>1</sub>	18	8		23	N.100	27	OM.T	ns	4.5	Fig.6
t <sub>W</sub>	master reset pulse width HIGH	17	10		21		26	COM	ns	4.5	Fig.7
t <sub>rem</sub>	removal time nMR to nCP <sub>n</sub>	15	8	N	19	NAM	22	V.COJ	ns	4.5	Fig.7
f <sub>max</sub>	maximum clock pulse frequency nCP <sub>0</sub> , nCP <sub>1</sub>	27	55	TW	22	WW	18	$^{0.7}$ . $^{C}$	MHz	4.5	Fig.6

74HC/HCT390

### **AC WAVEFORMS**





Fig. 6 Waveforms showing the clock  $(n\overline{CP}_n)$  to output  $(nQ_n)$  propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.



vavelorms showing the master reset ( $\overline{\text{nork}}$ ) pulse width, the master reset to output ( $\overline{\text{nQ}}_n$ ) propagation delays and the master reset to clock ( $\overline{\text{CP}}_n$ ) removal time.

### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".