74HC/HCT393

FEATURES

- Two 4-bit binary counters with individual clocks
- Divide-by any binary module up to 28 in one package
- Two master resets to clear each 4-bit counter individually
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT393 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT393 are 4-bit binary ripple counters with separate clocks (1CP and 2CP) and master reset (1MR and 2MR) inputs to each counter. The operation of each half of the "393" is the same as the "93" except no external clock connections are required.

The counters are triggered by a HIGH-to-LOW transition of the clock inputs. The counter outputs are internally connected to provide clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high-speed address decoding.

The master resets are active-HIGH asynchronous inputs to each 4-bit counter identified by the "1" and "2" in the pin description.

A HIGH level on the nMR input overrides the clock and sets the outputs LOW.

QUICK REFERENCE DATA

CVMDOL	V COMPANANTED	CONDITIONS	TYI	PICAL	TINIT
SYMBOL	PARAMETER	CONDITIONS	НС	нст	UNIT
t _{PHL} / t _{PLH}	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	MM.	V.CO	W
	nCP to nQ ₀	COM.	12	20	ns
	nQ to nQ _{n+1}	OW.IV	5	6	ns
	nMR to nQ _n	ON. COM.TW	11	15	ns
f _{max}	maximum clock frequency	100Y.CO.T.TW	99	53	MHz
Cı	input capacitance	CON CONTRACTOR	3.5	3.5	pF
C _{PD}	power dissipation capacitance per counter	notes 1 and 2	23	25	pF

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f_i = input frequency in MHz

 f_0 = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC} For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 \text{ V}$

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


74HC/HCT393

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	1CP, 2CP	clock inputs (HIGH-to-LOW, edge-triggered)
2, 12	1MR, 2MR	asynchronous master reset inputs (active HIGH
3, 4, 5, 6, 11, 10, 9, 8	1Q ₀ to 1Q ₃ , 2Q ₀ to 2Q ₃	flip-flop outputs
7 COM.	GND	ground (0 V)
14	V _{CC}	positive supply voltage









WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100Y.COM.TW

74HC/HCT393










Fig.6 Logic diagram (one counter).

COUNT SEQUENCE FOR 1 COUNTER

COUNT	OUTPUTS									
COUNT	Q_0	Q ₁	Q ₂	Q ₃						
0 001	C ILV	L	L 100	L						
1 CO	H	L	Ĺ	T.COM						
2 100 1.	L	Н	LW.10	L CO						
2 3	HTW	H V	L	L						
4 C	J. C.M.	L	H	Lov.Co						
5 1.100	H)	L	H	L ST						
6	L	Н	Н	F00 X.						
7	CH	⟨H	H	L.OOY.						
8	LOMA	L	L	H						
9	H	L	L	H(.100)						
10	TILLO .	H	L W	H						
11	H CON	H	L	H						
12	MF. CO.	E	Н	H W.M						
13	H	LITIN	H	H						
14	Lov.C	H	H	H						
15	1. H	H	Н	H						

Notes

H = HIGH voltage level
L = LOW voltage level

Philips Semiconductors Product specification

Dual 4-bit binary ripple counter

74HC/HCT393

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". WWW.100Y.COM.TW

Output capability: standard

I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

	PARAMETER	1100X		I.TV	T _{amb} (°	°C)			MOD	TEST CONDITIONS	
OVMBOL		74HC							UNIT	LTV	
SYMBOL		100	+25	OM. ^T	-40	to +85	-40 t	o +125	VY.CO	V _{CC}	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		M	
t _{PHL} / t _{PLH}	propagation delay nCP to nQ ₀	WW.	41 15 12	125 25 21	VT.I	155 31 26	W	190 38 32	ns	2.0 4.5 6.0	Fig.7
t _{PHL} / t _{PLH}	propagation delay nQ _n to nQ _{n+1}	WW	14 5 4	45 9 8	OM.	55 11 9		70 14 12	ns	2.0 4.5 6.0	Fig.7
t _{PHL}	propagation delay nMR to nQ _n	W	39 14 11	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig.8
t _{THL} / t _{TLH}	output transition time		19 7 6	75 15 13	oy.C	95 19 16	W TW	110 22 19	ns	2.0 4.5 6.0	Fig.7
t _W	clock pulse width HIGH or LOW	80 16 14	17 6 5	WW.	100 20 17	COM	120 24 20		ns	2.0 4.5 6.0	Fig.7
t _W	master reset pulse width; HIGH	80 16 14	19 7 6	MM	100 20 17	N.CO	120 24 20	N	ns	2.0 4.5 6.0	Fig.8
t _{rem}	removal time nMR to nCP	5 5 5	3 1 1	M.	5 5 5	100 X	5 5 5	LTW	ns	2.0 4.5 6.0	Fig.8
f _{max}	maximum clock pulse frequency	6 30 35	30 90 107		5 24 28	N.100	4 20 24	M.TV DM.T	MHz	2.0 4.5 6.0	Fig.7

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y.COM

74HC/HCT393

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD CO	EFFICIENT
1CP	0.4	M. 1003.
2CP	0.4	
1MR	1.0	
2MR	1.0	


特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

AC CHARACTERISTICS FOR 74HCT

SYMBOL	PARAMETER	T _{amb} (°C)								TEST CONDITIONS	
		74HCT							UNIT	100	WAVEFORMS
		+25			-40 to +85		-40 to +125		ONIT	V _{CC} (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.	WW	((*) ((1)	00Y.COM.T
t _{PHL} / t _{PLH}	propagation delay nCP to nQ ₀	N	15	25	100X	31	1.TV	38	ns	4.5	Fig.7
t _{PHL} / t _{PLH}	propagation delay nQ _n to nQ _{n+1}	TW	6	10	4.100	13		15	ns	4.5	Fig.7
t _{PHL}	propagation delay nMR to nQ _n	MIN	18	32	IW.	40	CO_{M}	48	ns	4.5	Fig.8
t _{THL} / t _{TLH}	output transition time	MIT	7	15	NN	19	CO1	22	ns	4.5	Fig.7
t_{W}	clock pulse width HIGH or LOW	19	11	4	24	W.100	29	OM.T	ns	4.5	Fig.7
t_{W}	master reset pulse width; HIGH	16	6		20	W.1	24	co_{M}	ns	4.5	Fig.8
t _{rem}	removal time nMR to nCP	5	0.1	×1	5	M M	5	CO _J	ns	4.5	Fig.8
f _{max}	maximum clock pulse frequency	27	48		22	WW	18	ON.CO	MHz	4.5	Fig.7


74HC/HCT393

AC WAVEFORMS



(1) HC : V_M = 50%; V_I = GND to V_{CC} . HCT: V_M = 1.3 V; V_I = GND to 3 V.

Fig.7 Waveforms showing the clock (n\overline{CP}) to output (1Q_n, 2Q_n) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.



(1) HC : V_M = 50%; V_I = GND to V_{CC} . HCT: V_M = 1.3 V; V_I = GND to 3 V.

Fig.8 Waveforms showing the master reset (nMR) pulse width, the master reset to output (Q_n) propagation delays and the master reset to clock (nCP) removal time.

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw