INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

74HC/HCT192 Presettable synchronous BCD decade up/down counter

Product specification
File under Integrated Circuits, IC06

December 1990





Presettable synchronous BCD decade up/down counter

74HC/HCT192

FEATURES

- Synchronous reversible counting
- · Asynchronous parallel load
- Asynchronous reset
- Expandable without external logic
- · Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT192 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT192 are synchronous BCD up/down counters. Separate up/down clocks, CP_U and CP_D respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CP_U clock is pulsed while CP_D is held HIGH, the device will count up. If the CP_D clock is pulsed while CP_U is held HIGH, the device will count down. Only one clock input can be held HIGH at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input (\overline{PL}).

The "192" contains four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH transition on the ${\sf CP}_{\sf D}$ input will decrease the count by one, while a similar transition on the ${\sf CP}_{\sf D}$ input will advance the count by one.

WWW.100Y.COM

One clock should be held HIGH while counting with the other, otherwise the circuit will either count by two's or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW. Applications requiring reversible operation must make the reversing decision while the activating clock is HIGH to avoid erroneous counts.

 $\overline{\text{The}}$ terminal count up $(\overline{\text{TC}}_{\text{U}})$ and terminal count down $(\overline{\text{TC}}_{\text{D}})$ outputs are normally HIGH. When the circuit has reached the maximum count state of 9, the next HIGH-to-LOW transition of CP $_{\text{U}}$ will cause $\overline{\text{TC}}_{\text{U}}$ to go LOW. $\overline{\text{TC}}_{\text{U}}$ will stay LOW until CP $_{\text{U}}$ goes HIGH again, duplicating the count up clock.

Likewise, the $\overline{\text{TC}}_D$ output will go LOW when the circuit is in the zero state and the CP_D goes LOW. The terminal count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a slight delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel data inputs (D_0 to D_3) is loaded into the counter and appears on the outputs (Q_0 to Q_3) regardless of the conditions of the clock inputs when the parallel load (\overline{PL}) input is LOW. A HIGH level on the master reset (MR) input will disable the parallel load gates, override both clock inputs and set all outputs (Q_0 to Q_3) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Presettable synchronous BCD decade up/down counter

74HC/HCT192

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \, ^{\circ}C$; $t_r = t_f = 6 \, \text{ns}$

CVMPOL	DARAMETER	CONDITIONS	TYP	LINUT	
SYMBOL	PARAMETER	CONDITIONS	НС	нст	UNIT
t _{PHL} / t _{PLH}	propagation delay CP _D , CP _U to Q _n	C 15 pE: V 5 V	20	20	ns
f _{max}	maximum clock frequency	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	40	45	MHz
Cı	input capacitance	M. Ino.	3.5	3.5	pF
C _{PD}	power dissipation capacitance per package	notes 1 and 2	24	28	pF

Notes

f_i = input frequency in MHz

fo = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$

C_I = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC} For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 \text{ V}$

ORDERING INFORMATION

See "74HC/HCT/HCU/HCMOS Logic Package Information". WWW.100Y.COM.TW

> 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

Presettable synchronous BCD decade up/down counter


74HC/HCT192


PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7	Q ₀ to Q ₃	flip-flop outputs
40	CPD	count down clock input ⁽¹⁾
5 0 1	CPU	count up clock input ⁽¹⁾
8	GND	ground (0 V)
11	PL	asynchronous parallel load input (active LOW)
12	\overline{TC}_{U}	terminal count up (carry) output (active LOW)
13 \ .CO	$\sqrt{TC_D}$	terminal count down (borrow) output (active LOW)
14	MR	asynchronous master reset input (active HIGH)
15, 1, 10, 9	D ₀ to D ₃	data inputs
16 ON	V _{CC}	positive supply voltage

Note

1. LOW-to-HIGH, edge triggered







勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Presettable synchronous BCD decade up/down counter


74HC/HCT192

FUNCTION TABLE

PL X	CP _U	CPD	D ₀	D ₁	D ₂	D ₃	Q_0	Q_1	Q_2	Q_3	TCu	TCD
X	V	AZZ.		_				W >- 1	Q 2	Q 3	ICU	ICD
X	X	H	X	X	X	X X	L L C	den.	EV.	L L	H H	L H
D.	X	E	L	L	LV	1.70	L	DM	L	L	Н	L
TOO.	X	H	L,	L	L	U.M	J	FOD	L	L	Н	Н
400	L	X	Н	X	X	Н	$Q_n = D_n$			-1	L	Н
L	H.C	X	H	X	X	Н	$Q_n = D_n$			Н	Н	
Н	1	H	X	Х	X	Х	count up		TW	H ⁽²⁾	Н	
H	Н	10	X	Х	Х	X	M.r.	count	down	TV	Н	H ⁽³⁾
	L L L L	L X L X L L L H	L X L L X H L L X L H X	L X L L L X H L L L X H L H X H H ↑ H X	L X L L L L L L L L L L L L L L L L L L	L X L L L L L X H L L L L L X H X X L H X H X X H ↑ H X X X	L X L L L L L L L X H L L L L L L L X H X X H L H X H X X H H ↑ H X X X X	L X L	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Notes


- 1. H = HIGH voltage level
 - L = LOW voltage level
 - X = don't care
 - ↑ = LOW-to-HIGH clock transition
- 2. $\overline{TC}_U = CP_U$ at terminal count up (HLLH)
- 3. $\overline{TC}_D = CP_D$ at terminal count down (LLLL)




WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Presettable synchronous BCD decade up/down counter

74HC/HCT192





Presettable synchronous BCD decade up/down counter

74HC/HCT192

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

min.

Output capability: standard

I_{CC} category: MSI

SYMBOL

t_{PHL}/ t_{PLH}

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

PARAMETER

propagation delay

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw **TEST CONDITIONS** T_{amb} (°C) **74HC** UNIT **WAVEFORMS** V_{CC} +25 -40 to +85 -40 to +125 (V) typ. max. min. max. min. max. 66 215 270 325 ns 2.0 Fig.7 24 43 54 4.5 65 37 46 55 6.0 125 155 190 2.0 ns 25 31 38 4.5 21 26 32 6.0 125 155 190 2.0 ns 25 38 31 4.5 21 26 32 6.0 215 270 325 2.0 ns 43 54 65 4.5 37 46 6.0 55

Presettable synchronous BCD decade up/down counter

74HC/HCT192

	PARAMETER	T _{amb} (°C)								TEST CONDITIONS	
SYMBOL		CO	+25	N	-40 to +85		-40 to +125		UNIT	V _{CC}	WAVEFORMS
	W WWW.100	min.	typ.	max.	min.		min.	max.	M.T	(V)	
tw	up clock pulse width HIGH or LOW	120 24 20	39 14 11	LTW	150 30 26	WY	180 36 31	00.7°C	ns	2.0 4.5 6.0	Fig.7
t _W	down clock pulse width HIGH or LOW	140 28 24	50 18 14	M.T	175 35 30	7	210 42 36	1.7002	ns	2.0 4.5 6.0	Fig.7
two y	master reset pulse width HIGH	80 16 14	22 8 6	COM	100 20 17		120 24 20	N.10	ns	2.0 4.5 6.0	Fig.10
tw	parallel load pulse width LOW	80 16 14	22 8 6	M.CO	100 20 17	N	120 24 20	MAM	ns	2.0 4.5 6.0	Fig.9
t _{rem}	removal time PL to CP _U , CP _D	50 10 9	3 1 1	00 ^{Y.C}	65 13 11	TW LTW	75 15 13	MA	ns	2.0 4.5 6.0	Fig.9
t _{rem}	removal time MR to CP _U , CP _D	50 10 9	0 0 0	N.100	65 13 11	M.TV M.T	75 15 13	N.	ns	2.0 4.5 6.0	Fig.10
t _{su}	set-up time D _n to PL	80 16 14	22 8 6	N.10	100 20 17	COM	120 24 20		ns	2.0 4.5 6.0	Fig.11 note: CP _U = CP _D = HIGH
t _h	hold time D _n to PL	0 0 0	-14 -5 -4	IWW	0 0 0	I.CO	0 0 0	V	ns	2.0 4.5 6.0	Fig.11
t _h	hold time CP _U to CP _D , CP _D to CP _U	80 16 14	19 7 6	WW	100 20 17	07.C	120 24 20	TW	ns	2.0 4.5 6.0	Fig.13
f _{max}	maximum up, down clock pulse frequency	4.0 20 24	12 36 43	N	3.2 16 19	100	2.6 13 15	M.TW M.TY OM.T COM	MHz	2.0 4.5 6.0	Fig.7

WWW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

WW.100Y.COM.TW

Http://www.100y.com.tw

Presettable synchronous BCD decade up/down counter

74HC/HCT192

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D _n	0.35
CP _U , CP _D	1.40
PL	0.65
MR	1.05

WWW.100Y.COM.TW 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.T Http://www. 100y. com. tw WWW.100Y.COM.TW

W.100Y.COM.TW

Presettable synchronous BCD decade

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

74HC/HCT192

AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

up/down counter

	WWW. TOOK!	T _{amb} (°C)								TEST CONDITIONS		
COMP	M - MAM. 100	$C_{O_{\bar{D}}}$		N	TY							
SYMBOL	PARAMETER	+25			-40 t	to +85	−40 t	o +125	UNIT	V _{CC}	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.	Division 1	(V)		
t _{PHL} / t _{PLH}	propagation delay CP _U , CP _D to Q _n	001.	23	43	ſ	54	MM.	65	ns	4.5	Fig.7	
t _{PHL} / t _{PLH}	propagation delay CP _U to TC _U	100 x	16	30	N	38	INV	45	ns	4.5	Fig.8	
t _{PHL} / t _{PLH}	propagation delay CP _D to TC _D	W.10	17	30	W	38	WW	45	ns	4.5	Fig.8	
t _{PHL} / t _{PLH}	propagation delay PL to Q _n	VW.	28	46	TY	58	N	69	ns	4.5	Fig.9	
t _{PHL}	propagation delay MR to Q _n	NN	24	40	M.T	50		60	ns	4.5	Fig.10	
t _{PHL} / t _{PLH}	propagation delay D _n to Q _n	WW	36	62	OM.	78		93	ns	4.5	Fig.9	
t _{PHL} / t _{PLH}	propagation delay PL to TC _U , PL to TC _D	W	36	64	$CO_{\hat{D}}$	80	ST.	96	ns	4.5	Fig.12	
t _{PHL} / t _{PLH}	propagation delay MR to \overline{TC}_{U_i} MR to \overline{TC}_{D}	7	36	64	Y.CO	80	N	96	ns	4.5	Fig.12	
t _{PHL} / t _{PLH}	propagation delay D _n to TC _U , D _n to TC _D		33	58	ov.C	73	IM	87	ns	4.5	Fig.12	
t _{THL} / t _{TLH}	output transition time		7	15	00λ	19	TV	22	ns	4.5	Fig.10	
t _W	up, down clock pulse width HIGH or LOW	25	14	NWW	31	V.CO	38	N	ns	4.5	Fig.7	
t _W	master reset pulse width HIGH	16	6	MM	20	ony.C	24	TW	ns	4.5	Fig.10	
t _W	parallel load pulse width LOW	20	10	W	25	100Y.	30	LTW	ns	4.5	Fig.9	
t _{rem}	removal time PL to CP _U , CP _D	10	1	1	13	1.100	15	MTY	ns	4.5	Fig.9	
t _{rem}	removal time MR to CP _U , CP _D	10	2		13	W.10	15	OW.	ns	4.5	Fig.10	
t _{su}	set-up time D _n to PL	16	8	V	20	NW.	24	CON	ns	4.5	Fig.11 note: CP _U = CP _D = HIGH	
t _h	hold time D _n to PL	0	-6		0	WW	0	N.CO	ns	4.5	Fig.11	
t _h	hold time CP _U to CP _D , CP _D to CP _U	20	9	TW	25	WW	30	00Y.C	ns	4.5	Fig.13	
f _{max}	maximum up, down clock pulse frequency	20	41	1.7	16	N.	13	100.1	MHz	4.5	Fig.7	

Presettable synchronous BCD decade up/down counter

74HC/HCT192

AC WAVEFORMS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

(1) HC : V_M = 50%; V_I = GND to V_{CC} . HCT: V_M = 1.3 V; V_I = GND to 3 V.




Fig.7 Waveforms showing the clock (CP_U, CP_D) to output (Q_n) propagation delays, the clock pulse width and the maximum clock pulse frequency.





Fig.8 Waveforms showing the clock (CP_U , CP_D) to terminal count output (\overline{TC}_U , \overline{TC}_D) propagation delays.



Presettable synchronous BCD decade up/down counter

74HC/HCT192





Fig.10 Waveforms showing the master reset input (MR) pulse width, MR to Q_n propagation delays, MR to CP_U , CP_D removal time and output transition times.








Fig.12 Waveforms showing the data input (D_n) , parallel load input (\overline{PL}) and the master reset input (MR) to the terminal count outputs $(\overline{TC}_U, \overline{TC}_D)$ propagation delays.

Presettable synchronous BCD decade up/down counter

74HC/HCT192



APPLICATION INFORMATION



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".