勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



MM74HC573 3-STATE Octal D-Type Latch

General Description

The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.

When the LATCH ENABLE(LE) input is HIGH, the Q outputs will follow the D inputs. When the LATCH ENABLE goes LOW, data at the D inputs will be retained at the outputs until LATCH ENABLE returns HIGH again. When a HIGH logic level is applied to the OUTPUT CONTROL OC input, all outputs go to a HIGH impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The 74HC logic family is speed, function and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical propagation delay: 18 ns
- Wide operating voltage range: 2 to 6 volts
- Low input current: 1 µA maximum
- Low quiescent current: 80 µA maximum (74HC Series)
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads


Ordering Code:

7 - 7 1 1 1 1							
Order Number	Package Number	Package Description					
MM74HC573WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide					
MM74HC573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
MM74HC573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
MM74HC573N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001_0 300" Wide					

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP, SOIC, SOP and TSSOP



Truth Table

	Output	Latch	Data	Output
	Control	Enable	O_{MT}	
	www.l	H	Н	Н
١	L	Н	L	T
4	L	L	X	Q_0
	Н	X	X	Z

H = HIGH Level

L = LOW Level

Q₀ = Level of output before steady-state input conditions were established.

Z = High Impedance

Absolute Maximum Ratings(Note 1)

(Note 2

Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (V _{IN})	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V _{OUT})	-0.5 to V_{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±35 mA
DC V_{CC} or GND Current, per pin (I_{CC})	±70 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input or Output Voltage	0	V_{CC}	V
(V _{IN} , V _{OUT})			
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
(t_r, t_f) $V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	$T_A = -55 \text{ to } 125^{\circ}\text{C}$	Units
Symbol	Parameter	Conditions	VCC.	Тур		Guaranteed L	imits	Units
V _{IH}	Minimum HIGH Level Input	MA	2.0V	1.	1.5	1.5	1.5	V
	Voltage	-73	4.5V	-7 C	3.15	3.15	3.15	V
	WITH TO		6.0V	01.	4.2	4.2	4.2	V
V _{IL}	Maximum LOW Level Input	-31	2.0V		0.5	0.5	0.5	V
	Voltage		4.5V	00 r.	1.35	1.35	1.35	V
	COM	N X	6.0V	· and	1.8	1.8	1.8	V
V _{OH}	Minimum HIGH Level Output	$V_{IN} = V_{IH}$ or V_{IL}	-411/	The	- 00	1.		N.F
	Voltage	$ I_{OUT} \le 20 \mu A$	2.0V	2.0	1.9	1.9	1.9	V
	W.Too. COM.]- ·	4.5V	4.5	4.4	4.4	4.4	V
	TOOY.CO		6.0V	6.0	5.9	5.9	5.9	V
	IN . IO COM	$V_{IN} = V_{IH}$ or V_{IL}		14.5	~37 (OB	11	MA
	11007.0	$ I_{OUT} \le 6.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
	MM. TO CO	I _{OUT} ≤ 7.8 mA	6.0V	5.7	5.48	5.34	5.2	V
V _{OL}	Maximum LOW Level Output	$V_{IN} = V_{IH}$ or V_{IL}	7	-111	100	COMP	. 4	- 1
	Voltage	$ I_{OUT} \le 20 \mu A$	2.0V	0	0.1	0.1	0.1	V
	- XV.100	UN.	4.5V	0	0.1	0.1	0.1	V
	MM OUN'C	TW	6.0V	0	0.1	0.1	0.1	V
	W.IO	$V_{IN} = V_{IH}$ or V_{IL}		-TVV	M . >	CON.		<1
	1/1/1/1/1007.	$ I_{OUT} \le 6.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
	TINN. L	$ I_{OUT} \le 7.8 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V	44	±0.1	±1.0	±1.0	μΑ
l _{OZ}	Maximum 3-STATE Output	$V_{OUT} = V_{CC}$ or GND		1N	44.	. any .Co	WT	
	Leakage Current	$OC = V_{IH}$	6.0V		±0.5	±5.0	±10	μΑ
I _{CC}	Maximum Quiescent Supply	$V_{IN} = V_{CC}$ or GND	W		144	1007.0	TW	
	Current	$I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μΑ
ΔI_{CC}	Quiescent Supply Current	$V_{CC} = 5.5V$	OE	1.0	1.5	1.8	2.0	mA
	per Input Pin	$V_{IN} = 2.4V$	LE	0.6	0.8	1.0	1.1	mA
	M. A.	or 0.4V (Note 4)	DATA	0.4	0.5	0.6	0.7	mA

Note 4: For a power supply of 5V \pm 10% the worst-case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst-case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

WWW.100Y.COM.TW WWW.100Y.COM.TW **AC Electrical Characteristics**

Symbol	Parameter	Conditions	Тур	Guaranteed	Units
	O STATISTICS	TW.	11111		
t _{PHL} , t _{PLH}	Maximum Propagation Delay, Data to Q	C _L = 45 pF	17	27	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay, LE to Q	C _L = 45 pF	16	27	ns
t _{PZH} , t _{PZL}	Maximum Output Enable Time	$R_L = 1 \text{ k}\Omega$ $C_L = 45 \text{ pF}$	21	30	ns
t _{PHZ} , t _{PLZ}	Maximum Output Disable Time	$R_L = 1 \text{ k}\Omega$ $C_L = 5 \text{ pF}$	14	23	ns
t _S	Minimum Set Up Time, Data to LE		25	5	ns
t _H	Minimum Hold Time, LE to Data	Jon Collins	2	12	ns
t _W	Minimum Pulse Width, LE or Data		10	15	ns

AC Electrical Characteristics

Sumb al Depositation		Conditions	Vac	T _A = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$		Units	
Symbol	Parameter	Conditions	V _{CC}	Тур	Mr.	Guaranteed L	imits	Units	
t _{PHL} , t _{PLH} Ma	laximum Propagation	C _L = 50 pF	2.0V	18	30	38	45	ns	
De	elay Data to Q	C _L = 150 pF	2.0V	58	150	188	225	ns	
100		C _L = 50 pF	4.5V	14	22	28	33	ns	
WW.T		C _L = 150 pF	4.5V	21	30	38	40	ns	
110		C _L = 50 pF	6.0V	12	19	24	29	ns	
		C _L = 150 pF	6.0V	19	26	33	39	ns	
	laximum Propagation	C _L = 50 pF	2.0V	17	30	38	45	ns	
De	elay, LE to Q	C _L = 150 pF	2.0V	60	155	194	233	ns	
N TANK		C _L = 50 pF	4.5V	14	23	29	35	ns	
		C _L = 150 pF	4.5V	21	31	47	47	ns	
-137		C _L = 50 pF	6.0V	12	20	25	30	ns	
111 1		C _L = 150 pF	6.0V	19	27	34	41	ns	
t _{PZH} , t _{PZL} M	laximum Output Enable	$R_L = 1 k\Omega$	11	Ma.	.007		1	144	
Tir	ime	C _L = 50 pF	2.0V	22	30	38	45	ns	
		$C_L = 150 pF$	2.0V	67	180	225	270	ns	
		C _L = 50 pF	4.5V	15	28	35	42	ns	
N.		$C_L = 150 \text{ pF}$	4.5V	24	36	45	54	ns	
,		C _L = 50 pF	6.0V	14	24	30	36	ns	
	M 1, 100 X.	$C_L = 150 pF$	6.0V	22	31	39	47	ns	
t _{PHZ} , t _{PLZ} Ma	laximum Output Disable	$R_L = 1 k\Omega$	2.0V	15	30	38	45	ns	
Tir	ime	C _L = 50 pF	4.5V	13	25	31	38	ns	
	TO WITH	CO	6.0V	12	21	27	32	ns	
t _S Mi	linimum Set Up Time	COM	2.0V	-3	5	6	8	ns	
Da	ata to LE	1.0	4.5V	10	15	19	22	ns	
	. WIN. Ive	-1 COM	6.0V	9	13	16	19	ns	
t _H Mi	linimum Hold Time	J. C	2.0V	4	12	15	18	ns	
LE	E to Data	COM,	4.5V		5	6	CO 7	ns	
	11	107.	6.0V		4	5	6	ns	
t _W Mi	linimum Pulse Width LE,	ON CO.	2.0V	30	15	20	24	ns	
or	r Data	100	4.5V	9	16	20	24	ns	
		. any. Co	6.0V	8	14	18	20	ns	
	laximum Output Rise	C _L = 50 pF	2.0V	6	12	15	18	ns	
ar	nd Fall Time, Clock	-1100 Y.C	4.5V	7	12	15	18	ns	
	-111	N.1	6.0V	6	10	13	15	ns	
C _{PD} Po	ower Dissipation Capacitance	$OC = V_{CC}$		5				pF	
,	Note 5) (per latch)	OC = GND	Color Delta	52				pF	
	laximum Input Capacitance apacitance	M. 100			10	10	10	pF	

MM74HC57


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	T _A =	25°C	$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}$ Guaranteed Limits		Units
Cymbol	rarameter	Conditions	*CC	Тур	ct 100			_ Jills
C _{OUT}	Maximum Output Capacitance	WIM		MM	20	20	20	pF


Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



20-Lead Plastic Dual-In-Line Package (PDIP), MS-001, 0.300" Wide Package Number N20A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.