## INTEGRATED CIRCUITS

## DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## **74HC/HCT374**

Octal D-type flip-flop; positive edge-trigger; 3-state

Product specification
File under Integrated Circuits, IC06

December 1990





## Octal D-type flip-flop; positive edge-trigger; 3-state

## 74HC/HCT374

#### **FEATURES**

- 3-state non-inverting outputs for bus oriented applications
- 8-bit positive, edge-triggered register
- Common 3-state output enable input
- Independent register and 3-state buffer operation
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT374 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT374 are octal D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When  $\overline{OE}$  is LOW, the contents of the 8 flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.

The "374" is functionally identical to the "534", but has non-inverting outputs.

#### QUICK REFERENCE DATA

CVMPOL	DADAMETED IN 100 Y.	CONDITIONS	TYF	LINUT	
SYMBOL	PARAMETER	CONDITIONS	НС	нст	UNIT
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	15	13	ns
f <sub>max</sub>	maximum clock frequency	CONTY W	77	48	MHz
C <sub>I</sub>	input capacitance	I.COM	3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	17	17<	pF

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz

 $f_0$  = output frequency in MHz

 $\sum (C_1 \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>I</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

#### ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


## Octal D-type flip-flop; positive edge-trigger; 3-state


## 74HC/HCT374

## **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
T TW WW	ŌĒ	3-state output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q <sub>0</sub> to Q <sub>7</sub>	3-state flip-flop outputs
3, 4, 7, 8, 13, 14, 17, 18	$D_0$ to $D_7$	data inputs
10	GND	ground (0 V)
11 M.T.	CP	clock input (LOW-to-HIGH, edge-triggered)
20	V <sub>cc</sub>	positive supply voltage








勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# Octal D-type flip-flop; positive edge-trigger; 3-state

## 74HC/HCT374



### **FUNCTION TABLE**

OPERATING	I I	NPUT	S	INTERNAL	OUTPUTS		
MODES	OE CP D <sub>n</sub>		D <sub>n</sub>	FLIP-FLOPS	Q <sub>0</sub> to Q <sub>7</sub>		
load and read register	L	<b>↑</b>	1 h	OMITE	L H		
load register and disable outputs	H	↑ ↑	h	CONHUM	Z Z		

#### Notes

1. H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition


L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

Z = high impedance OFF-state

↑ = LOW-to-HIGH CP transition

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Philips Semiconductors Product specification

## Octal D-type flip-flop; positive edge-trigger; 3-state

74HC/HCT374

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". WWW.100Y.COM.TW

Output capability: bus driver

I<sub>CC</sub> category: MSI

## **AC CHARACTERISTICS FOR 74HC**

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
		74HC						100x	UNIT	LIV	WW. E-0.0140
		+25			-40 t	o +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.	N.C.		N
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	WW.1	50 18 14	165 33 28	TW LTV	205 41 35	W	250 50 43	ns	2.0 4.5 6.0	Fig.6
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time <del>OE</del> to Q <sub>n</sub>	NWV	41 15 12	150 30 26	OW.	190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time <del>OE</del> to Q <sub>n</sub>	WY	50 18 14	150 30 26		190 38 33	V	225 45 38	ns	2.0 4.5 6.0	Fig.7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10	N.CO	75 15 13	N	90 18 15	ns	2.0 4.5 6.0	Fig.6
t <sub>W</sub>	clock pulse width HIGH or LOW	80 16 14	19 7 6	MN.	100 20 17	COM	120 24 20		ns	2.0 4.5 6.0	Fig.6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	60 12 10	14 5 4	MM	75 15 13	N.CC	90 18 15	N	ns	2.0 4.5 6.0	Fig.8
t <sub>h</sub>	hold time D <sub>n</sub> to CP	5 5 5	-6 -2 -2	W	5 5 5	700X.	5 5 5	TW.	ns	2.0 4.5 6.0	Fig.8
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	23 70 83		4.8 24 28	N.100	4.0 20 24	M.TY $OM.T$	MHz	2.0 4.5 6.0	Fig.6

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100Y.COM.

ox.COM.TW

00Y.COM.TW

## Octal D-type flip-flop; positive edge-trigger; 3-state

74HC/HCT374

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
OE .	1.25
CP	0.90
$D_n$	0.35

#### **AC CHARACTERISTICS FOR 74HCT**

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS		
		74HCT								00Y.	WAVEFORMS	
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.	MAI	100	Y.CO.T.TV	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		16	32	ov.C	40	LM	48	ns	4.5	Fig.6	
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time <del>OE</del> to Q <sub>n</sub>		16	30	100 A	38	TV	45	ns	4.5	Fig.7	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time <del>OE</del> to Q <sub>n</sub>	N	18	28	N.100	35	T.M.	42	ns 📢	4.5	Fig.7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time	TV	5	12	W.10	15	OM.	18	ns	4.5	Fig.6	
t <sub>W</sub>	clock pulse width HIGH or LOW	19	11	W	24	100Y	29	LTW	ns	4.5	Fig.6	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	12	7		15	1.100	18	MI	ns	4.5	Fig.8	
t <sub>h</sub>	hold time D <sub>n</sub> to CP	5	-3		5	W.10	5	OM.	ns	4.5	Fig.8	
f <sub>max</sub>	maximum clock pulse frequency	26	44		21	WW.	17	$CO_{M}$	MHz	4.5	Fig.6	

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

## Octal D-type flip-flop; positive edge-trigger; 3-state

74HC/HCT374

## **AC WAVEFORMS**




Fig.6 Waveforms showing the clock (CP) to output (Q<sub>n</sub>) propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.

