INTEGRATED CIRCUITS

DATA SHEET

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

74LVC373A

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

Product specification
Supersedes data of 1998 Jul 29

2003 May 19





Product specification

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

FEATURES

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 to 3.6 V
- · CMOS low power consumption
- Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- High-impedance outputs when $V_{CC} = 0 \text{ V}$
- · Complies with JEDEC standard no. 8-1A
- ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V
- Specified from -40 to +85 °C and -40 to +125 °C.

DESCRIPTION

The 74LVC373A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5 V. This feature allows the use of these devices as translators in a mixed 3.3 and 5 V environment.

The 74LVC373A is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus-oriented applications. A latch enable input (pin LE) and an output enable input (pin $\overline{\text{OE}}$) are common to all internal latches.

The 74LVC373A consists of eight D-type transparent latches with 3-state true outputs. When pin LE is HIGH, data at the D-inputs (pins D0 to D7) enters the latches. In this condition, the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes. When pin LE is LOW, the latches store the information that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of pin LE. When pin \overline{OE} is LOW, the contents of the eight latches are available at the Q-outputs (pins Q0 to Q7). When pin \overline{OE} is HIGH, the outputs go to the high-impedance OFF-state. Operation of input pin \overline{OE} does not affect the state of the latches.

The 74LVC373A is functionally identical to the 74LVC573A, but the 74LVC573A has a different pin arrangement.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \, ^{\circ}C$; $t_r = t_f \le 2.5 \, \text{ns}$.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	N V	100
	Dn to Qn	MMM.To ON COMP.	3.0	ns
	LE to Qn	M. Too Y COM	3.1	ns
Cı	input capacitance	M.1001.CON	5.0	pF
C _{PD}	power dissipation capacitance per latch	V _{CC} = 3.3 V; notes 1 and 2	14	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_0 = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts;

N = total load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

2. The condition is $V_I = GND$ to V_{CC} .

Product specification

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

FUNCTION TABLE

ODEDATING MODES	N.100 1. COJ	INPUT		INTERNAL	OUTPUT	
OPERATING MODES	OE CO	LE	Dn	LATCHES	Qn	
Enable and read register	W.102	H	L _W .1	LOMI	L	
(transparent mode)	1607.0	H. H	H	OOT. HOM.	Н	
Latch and read register	LOOY!	LIL	A W	1007 L	TWL	
	WY L	CONTAIN	h	100 H.Co.	TWH	
Latch register and disable outputs	H H	COX	X	X	Z	

Note

I = LOW voltage level one setup time prior to the HIGH-to-LOW LE transition;

X = don't care;

ORDERING INFORMATION

Z = high-impeda	ance OFF-state.				
WWW	100, COM:	WW WW	PACKAGE	TW WY	AN: 100 X'CO
TYPE NUMBER	TEMPERATURE RANGE	PINS W	PACKAGE	MATERIAL	CODE
74LVC373AD	-40 to +125 °C	20	SO20	plastic	SOT163-1
74LVC373ADB	-40 to +125 °C	20	SSOP20	plastic	SOT339-1
74LVC373APW	-40 to +125 °C	20	TSSOP20	plastic	SOT360-1
74LVC373ABQ	-40 to +125 °C	20	DHVQFN20	plastic	SOT764-1


PINNING


PIN	SYMBOL	DESCRIPTION
1	ŌĒ	output enable input (active LOW)
2	Q0	latch output
3	D0	data input
4	D1	data input
5	Q1	latch output
6	Q2	latch output
7	D2	data input
8	D3	data input
9	Q3	latch output
10	GND	ground (0 V)


PIN	SYMBOL	DESCRIPTION
11	LE	latch enable input (active HIGH)
12	Q4	latch output
13	D4	data input
14	D5	data input
15	Q5	latch output
16	Q6	latch output
17	D6	data input
18	D7	data input
19	Q7	latch output
20	V _{CC}	supply voltage


Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A












Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A







勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Product specification

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS		MAX.	UNIT	
V _{CC} supply voltage		for maximum speed performance	2.7	3.6	V	
	W.1.1.	for low-voltage applications	1.2	3.6	V	
VI	input voltage		0	5.5	V	
Vo	output voltage	HIGH or LOW state	0	V _{CC}	V	
	CONTRACTOR WWW.	3-state	0 100	5.5	V	
T _{amb}	operating ambient temperature in free air		-40	+125	°C	
t _r , t _f	input rise and fall times	V _{CC} = 1.2 to 2.7 V	0	20	ns/V	
	COMITY	V _{CC} = 2.7 to 3.6 V	0	10	ns/V	

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

				100	
SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage	WWW. CON TW	-0.5	+6.5	V
I _{IK}	input diode current	V ₁ < 0	- 111	-50	mA
V _I	input voltage	note 1	-0.5	+6.5	A.Ozz
I _{OK}	output diode current	$V_O > V_{CC}$ or $V_O < 0$	-	±50	mA
V _O	output voltage	HIGH or LOW state; note 1	-0.5	V _{CC} + 0.5	V
	WWW. CON. CONT.	3-state; note 1	-0.5	+6.5	V
lo	output source or sink current	$V_O = 0$ to V_{CC}	(±50	mA
I _{CC} , I _{GND}	V _{CC} or GND current	MAN. TOO A' COM.		±100	mA
T _{stg}	storage temperature	COM.	-65	+150	°C
P _{tot}	power dissipation	$T_{amb} = -40 \text{ to } +125 ^{\circ}\text{C}; \text{ note } 2$	TA	500	mW

Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. For SO20 packages: above 70 °C derate linearly with 8 mW/K.

For SSOP20 and TSSOP20 packages: above 60 °C derate linearly with 5.5 mW/K.

For DHVQFN20 packages: above 60 °C derate linearly with 4.5 mW/K.

2003 May 19 6

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Product specification

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

DC CHARACTERISTICS

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

OVMDOL	DAD AMETED WW	TEST CONDITIONS		WW.100	COM	May		
SYMBOL	PARAMETER	OTHER	V _{CC} (V)	MIN.	TYP.	MAX.	UNIT	
T _{amb} = -40	0 to +85 °C; note 1	W.100x. COW.T	- XX	M. 100	CO	V.T.		
V _{IH}	HIGH-level input voltage	W.1001. COM.	1.2	V _{CC}	- CC	William	V	
	.Com.TW W	W 100Y.COM	2.7 to 3.6	2.0	00 2.	OFV.I.A.	V	
V _{IL}	LOW-level input voltage	W. 1007.00	1.2	-1/1/1/	1901.	GND	V	
	Y.COM.	MAN. TOOX.CO.	2.7 to 3.6	- 1/1/1/1/	-700Y.	0.8	V	
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}	TW	MM	1007	Com	TW	
	M. COW.	$I_{O} = -100 \mu\text{A}$	2.7 to 3.6	V _{CC} - 0.2	17.100	A-COM	V	
	100Y. COM.TW	$I_0 = -12 \text{ mA}$	2.7	V _{CC} - 0.5	N-100	= CO)	V	
	100Y.COM.TW	$I_0 = -18 \text{ mA}$	3.0	$V_{CC} - 0.6$	-W.10	07.0	V	
	TW	$I_O = -24 \text{ mA}$	3.0	V _{CC} - 0.8		001.0	V	
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}	V.CO		WWW	100 Y.C.	TIME	
	MAY TON COMPT	$I_0 = 100 \mu\text{A}$	2.7 to 3.6		T WW	0.2	V	
	MM.1001. COM.1	I _O = 12 mA	2.7	, <u> </u>	-	0.4	V)	
	W. 1001.	I _O = 24 mA	3.0	$T_{I,I}$	-	0.55	VOM	
I _{LI}	input leakage current	V _I = 5.5 V or GND	3.6	ETW	±0.1	±5 100	μΑ	
l _{OZ}	3-state output OFF-state current	$V_I = V_{IH}$ or V_{IL} ; $V_O = 5.5$ V or GND	3.6	N.TW	±0.1	±5	μΑ	
I _{off}	power-off leakage current	V_I or $V_O = 5.5 \text{ V}$	0.0	GM	±0.1	±10	μΑ	
I _{CC}	quiescent supply current	$V_1 = V_{CC}$ or GND; $I_0 = 0$	3.6	CONTA	0.1	10	μΑ	
ΔI_{CC}	additional quiescent supply current per input pin	$V_{I} = V_{CC} - 0.6 \text{ V};$ $I_{O} = 0$	2.7 to 3.6	COMT	5	500	μА	

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Product specification

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

CVMDO	TWWWW.	TEST CONDI	TIONS	100 ⁷ .0	TVP	MAY	
SYMBOL	PARAMETER	PARAMETER OTHER V _{CC} (V)		TYP.	MAX.	UNIT	
T _{amb} = -40	to +125 °C	I 100Y.COMITY	N W	1007	COM	TW	!
V _{IH}	HIGH-level input voltage	100Y.CO	1.2	V _{CC}	V.	AM	V
1.In	ON. WW	W. To O. Y. COM.	2.7 to 3.6	2.0	ON CO	TTW -	V
V _{IL}	LOW-level input voltage	M. To. COM.	1.2	TIMM	TY.CC	GND	V
W.100X	COMITY	MM.100 T. COM	2.7 to 3.6	- WW.	- ~ C	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}	LIN	Wix	700 -	OM.	431
11 11.	JY.CO.	$I_{O} = -100 \mu\text{A}$	2.7 to 3.6	$V_{CC} - 0.3$	400 X.	-OM.	V
MMM.To	MY.COM	$I_0 = -12 \text{ mA}$	2.7	V _{CC} - 0.65	- 100Y	LO M	V
WW.	OV.COM.	$I_0 = -18 \text{ mA}$	3.0	V _{CC} - 0.75	M . 2	CO	V
WW	Ton T. COW: I	$I_O = -24 \text{ mA}$	3.0	V _{CC} – 1.0	171.10	COD	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$	COM	· ·	M_{M,T_0}	ow CO	Mr.
MM.	N 100Y.COM.TW	I _O = 100 μA	2.7 to 3.6		-ww.1	0.3	V
WW	W. 100Y. CO. TATY	I _O = 12 mA	2.7	1		0.6	V
WY	W. TONY. COM	I _O = 24 mA	3.0	T Y V		0.8	V
I _{LI}	input leakage current	$V_I = 5.5 \text{ V or GND}$	3.6	W	-WWW	±20	μΑ
l _{oz}	3-state output OFF-state current	$V_I = V_{IH} \text{ or } V_{IL};$ $V_O = 5.5 \text{ V or GND}$	3.6	1.TW	- MM	±20	μΑ
I _{off}	power-off leakage current	V_I or $V_O = 5.5 \text{ V}$	0.0	WI.IN	- 1	±20	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	OMIN	- 1	40	μΑ
	additional quiescent supply	$V_1 = V_{CC} - 0.6 \text{ V};$ $I_0 = 0$	2.7 to 3.6	COWIL	_	5000	μА

Note

WWW.100Y.COM.TW 1. All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C. WWW.100Y.CO WWW.100Y.COM.TW

Product specification

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

AC CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDI	TIONS	WW.100	COM	MAY	UNIT
STIVIBUL	PARAMETER	WAVEFORMS	V _{CC} (V)	MIN.	TYP.	MAX.	UNIT
$T_{amb} = -40$	0 to +85 °C	N.100 Y COM.	XX	MMN.To	ON CO	M. I	
t _{PHL} /t _{PLH}	propagation delay Dn to Qn	see Figs 8 and 12	1.2	-WW.1	14	M.,	ns
	.Com.TN	W.100Y. COM	2.7	1.5	3.5	7.8	ns
	V.Co. WY	M 11 100 Y. CO.	3.0 to 3.6	1.5	3.0(1)	6.8	ns
	propagation delay LE to Qn	see Figs 9 and 12	1.2	- 4/1/1/	16	- 11.7	ns
	NW.10 COM. I	WWW.1007.CO	2.7	1.5	3.4	8.2	ns
M. L. M. TOOT. COW'LA	ONLY		3.0 to 3.6	1.5	3.1(1)	7.2	ns
t _{PZH} /t _{PZL} 3-state output enable time OE to Qn	see Figs 10 and 12	1.2	-	17	2 COD	ns	
	OE to Qn	MMM.100X	2.7	1.5	4.2	8.7	ns
	TOOY.CO.T.TW		3.0 to 3.6	1.5	3.4(1)	7.7	ns
t _{PHZ} /t _{PLZ}	3-state output disable time	see Figs 10 and 12	1.2	N.	8.0	100 Y.C	ns
	OE to Qn		2.7	1.5	3.3	7.1	ns
	MM.1001. COW.I	WW.10	3.0 to 3.6	1.5	2.9(1)	6.1	ns
t _W	LE pulse width HIGH	see Fig.9	2.7	3.0	-	17,700	ns
	WW TIOOY.COM.TV	WW.	3.0 to 3.6	3.0	1.5 ⁽¹⁾	V.100	ns
t _{su}	set-up time Dn to LE	see Fig.11	2.7	2.0	- 1	- 10°	ns
	MMM. TOOK COM.	M MM	3.0 to 3.6	2.0	0(1)	10	ns
t _h	hold time Dn to LE	see Fig.11	2.7	1.5		NAME:	ns
	M. TAM TON	TI VI	3.0 to 3.6	1.5	0.3(1)	TWW.	ns
t _{sk(0)}	skew	note 2	2M.100 1	-0M.1	_	1.0	ns

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state


74LVC373A

CON	CTW DAD ALL WAYN	TEST CONDITIONS		MIN.	TALE	N		
SYMBOL	PARAMETER	WAVEFORMS	EFORMS V _{CC} (V)		TYP.	MAX.	UNIT	
T _{amb} = -40) to +125 °C	100Y.COMITY	V	100	Y.Co	TW		
t _{PHL} /t _{PLH}	propagation delay Dn to Qn	see Figs 8 and 12	2.7	1.5	01.00	10.0	ns	
	COM.	N.To. O.Y.COM.	3.0 to 3.6	1.5	OUN.CO.	8.5	ns	
	propagation delay LE to Qn	see Figs 9 and 12	2.7	1.5	TAY.CC	10.5	ns	
		M.1001. COM	3.0 to 3.6	1.5	700 C	9.0	ns	
t _{PZH} /t _{PZL}	3-state output enable time OE to Qn	see Figs 10 and 12	2.7	1.5	1.700	11.0	ns	
			3.0 to 3.6	1.5	400 X.	10.0	ns	
t _{PHZ} /t _{PLZ}	3-state output disable time	see Figs 10 and 12	2.7	1.5	= 1007	9.0	ns	
	OE to Qn		3.0 to 3.6	1.5	44.	8.0	ns	
t _W	LE pulse width HIGH	see Fig.9	2.7	4.5	1/2//-10	4.CO	ns	
	1.100Y. COM.TW		3.0 to 3.6	4.5	THE WILL	=1 CO	ns	
t _{su}	set-up time Dn to LE	see Fig.11	2.7	2.0	- W.1	00 x.	ns	
	W. 100Y.COM TW	WW 1100	3.0 to 3.6	2.0	ANTAL STATE	160 A.	ns	
t _h	hold time Dn to LE	see Fig.11	2.7	1.5	AM	700Y.	ns	
	MM.Ing. COW.	WWW.IO	3.0 to 3.6	1.5	-1/1/1/1/	- 00X	ns	
t _{sk(0)}	skew	note 2	- CON	- 33		1.5	ns	

Notes


- 1. Typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.


AC WAVEFORMS



Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A






2003 May 19 11


Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A



The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig.11 Data set-up and hold times for the Dn input to the LE input.



TEST	S ₁
t _{PLH} /t _{PHL}	open
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	GND

V _{CC}	V _I
<2.7 V	V _{CC}
2.7 to 3.6 V	2.7 V

Definitions for test circuit:

$$\begin{split} V_M &= 1.5 \text{ V at V}_{CC} \geq 2.7 \text{ V}; \\ V_M &= 0.5 \text{ V}_{CC} \text{ at V}_{CC} < 2.7 \text{ V}. \end{split}$$

R_L = Load resistor.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

Fig.12 Load circuitry for switching times.


Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

PACKAGE OUTLINES

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽¹⁾	N e	HE	L	Lp	Q	CO ₂	w	Ny	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013				99-12-27 03-02-19	

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



									N. L.				- 1 1 1	_	\sim	14 20			
U	NIT	A max.	A ₁	A ₂	A ₃	bp	100	D ⁽¹⁾	E ⁽¹⁾	e	HE	T.	Lp	Q	\ v	w	у	Z ⁽¹⁾	θ
n	nm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ICCUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT339-1		MO-150			99-12-27 03-02-19	

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	(C)	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	٧	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes


- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT360-1		MO-153			-99-12-27 03-02-19	

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1



Product specification

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 220 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all the BGA packages
 - for packages with a thickness ≥ 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 235 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing must be respected at all times.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^{\circ}$ C.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Product specification

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

Suitability of surface mount IC packages for wave and reflow soldering methods

DACKACE(I) MY COM	SOLDERING METHOD						
PACKAGE ⁽¹⁾	WAVE	REFLOW ⁽²⁾					
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable					
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽³⁾	suitable					
PLCC ⁽⁴⁾ , SO, SOJ	suitable	suitable					
LQFP, QFP, TQFP	not recommended ⁽⁴⁾⁽⁵⁾	suitable					
SSOP, TSSOP, VSO, VSSOP	not recommended ⁽⁶⁾	suitable					

Notes

- For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

Product specification

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC373A

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS(2)(3)	DEFINITION						
N.100 X	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.						
M.100	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.						
MAA	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).						

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.