INTEGRATED CIRCUITS

DATA SHEET

74LVC373A

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

Product specification

1998 Jul 29

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

FEATURES

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
- Supply voltage range of 2.7V to 3.6V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- Direct interface with TTL levels
- High impedance when V_{CC} = 0V

DESCRIPTION

The 74LVC373A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC373A is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus-oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.

The '373' consists of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition, the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes. When LE is LOW, the latches store the information that was present at the D-inputs one setup time preceding the HIGH-to-LOW transition of LE. When $\overline{\text{OE}}$ is LOW, the contents of the eight latches are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The '373' is functionally identical to the '573', but the '573' has a different pin arrangement.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay D _n to Q _n ; LE to Q _n	$C_{L} = 50pF$ $V_{CC} = 3.3V$	4.2 4.6	ns
C _I	Input capacitance	DOX. CONT.IA	5.0	pF
C _{PD}	Power dissipation capacitance per latch	Notes 1 and 2	20	pF

NOTE:

 C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

WWW.100Y.COM.

- $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
- f_i = input frequency in MHz; C_L = output load capacity in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V;
- Σ (C_L x V_{CC}² x f_o) = sum of outputs.
- 2. The condition is $V_I = GND$ to V_{CC}

ORDERING INFORMATION


, The COM.	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic Shrink Small Outline (SO)	–40°C to +85°C	74LVC373A D	74LVC373A D	SOT163-1
20-Pin Plastic Shrink Small Outline (SSOP) Type II	–40°C to +85°C	74LVC373A DB	74LVC373A DB	SOT339-1
20-Pin Plastic Thin Shrink Small Outline (TSSOP) Type I	-40°C to +85°C	74LVC373A PW	7LVC373APW DH	SOT360-1

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

PIN CONFIGURATION




LOGIC SYMBOL (IEEE/IEC)




PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1111	ŌĒ	Output enable input (active-Low)
3, 4, 7, 8, 13, 14, 17, 18	D0-D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0-Q7	Data outputs
11	LEV.C	Latch enable input (active-High)
10	GND	Ground (0V)
20	V_{CC}	Positive supply voltage

FUNCTIONAL DIAGRAM



LOGIC SYMBOL




特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

LOGIC DIAGRAM



FUNCTION TABLE

MM. CO.	W	INPUTS	1007.00	TINTERNAL LATOUES	OUTPUTS	
OPERATING MODES	ŌĒ	LE	Dn	INTERNAL LATCHES	Q ₀ to Q ₇	
Enable and read register (transparent mode)	L	H	L CC	MITW H WWW	V 100Y.COL	
Latch and read register	MITE	F/W	I h	OM.TW L	W.100Y.CH HOM.T	
Latch register and disable outputs	HN H	LW	100 Y	COMTAIN MA	NW.100 Z	

= Don't care

= High impedance OFF-state

料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TXTW.100Y.COM 1998 Jul 29

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

RECOMMENDED OPERATING CONDITIONS

CVMDOL	IN WARD AMETER CONTROL	CONDITIONS	CONTRIB	LIMITS				
SYMBOL	PARAMETER	CONDITIONS	CMIN	MAX	UNIT			
COMA	DC supply voltage (for max. speed performance)	TWW.Inc	2.7	3.6	V			
V _{CC}	DC supply voltage (for low-voltage applications)	W.10	1.2	3.6	V			
VI	DC Input voltage range	WITTEN.	0 0	5.5	V			
V _O	DC Output voltage range; output HIGH or LOW state	M MM	TOO Y COT	V _{CC}	V			
10 X . C.C.	DC output voltage range; output 3-State		300 0 CO	5.5				
T _{amb}	Operating ambient temperature range in free-air	J.M. M.	-40	+85	°C			
t _r , t _f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7 \text{V}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{V}$	0	20 10	ns/V			

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage	OX.CO. TA WAY	-0.5 to +6.5	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +6.5	٧
lok	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
MA	DC output voltage; output HIGH or LOW state	Note 2	-0.5 to V _{CC} +0.5	1.1
Vo	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	M. V
l _o	DC output source or sink current	$V_O = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current	MM. TO COM	±100	mA
T _{stg}	Storage temperature range	M. Joan COM.	-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

	W W 100 X .	W.I.M. W. IN. 100 CO.	L	IMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	40°C to	+85°C	UNI
	TH WWW. 100X.	WIN WILLIAM	MIN	MIN TYP ¹		1
4 C $_{\mathrm{O}_{\mathrm{M}}}$	LIICI I lavel la sutural tama	V _{CC} = 1.2V	V _{CC}			V
VIH	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0	N		1 °
w co	LOW love language	V _{CC} = 1.2V	COM	N	GND	
V _{IL}	LOW level Input voltage	V _{CC} = 2.7 to 3.6V	c CO_{Mr} ,	axXI	0.8]
1001	ON:IN WITH	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12$ mA	V _{CC} -0.5	1		
100Y.	LHC() level autout value as	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu A$	V _{CC} -0.2	V _{CC}		
V _{OH}	HIGH level output voltage	$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -18$ mA	V _{CC} -0.6	VI.TW		1 °
N.100	COM. TW WW	$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} -0.8	TIM	N	1
111.100	V.COM. TW	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12$ mA	LOOY.C.	717	0.40	
V _{OL}	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$	N. COV.C	GND	0.20	\ \
	DOX. COM. IV	$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24$ mA	A. Too	CO_{M_I}	0.55	1
h	Input leakage current ²	V _{CC} = 3.6V; V _I = 5.5V or GND	M.100	±0.1	±5	μΑ
l _{OZ}	3-State output OFF-state current	$V_{CC} = 3.6V$; $V_I = V_{IH}$ or V_{IL} ; $V_O = 5.5V$ or GND	W.100	0.1	±10	μΑ
I _{off}	Power off leakage supply	$V_{CC} = 0.0V; V_{I} \text{ or } V_{O} = 5.5V$	1 100	0.1	±10	μА
Icc	Quiescent supply current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$	111	0.1	10	μА
Δl _{CC}	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$; $I_O = 0$	WWW	5	500	μА

NOTES:

WWW.100Y.COM.T 勝 特 力 材 料 886-3-5753170 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WW.100Y.COM.TW

All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

^{2.} The specified overdrive current at the data input forces the data input to the opposite logic input state.

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

AC CHARACTERISTICS

GND = 0V; t_r = $t_f \le$ 2.5ns; C_L = 50pF; R_L = 500 Ω ; T_{amb} = -40°C to +85°C.


TI	11 11 100	11.17		MA .	1 100 7.	LIMITS	1.1		
SYMBOL	PARAMETER	WAVEFORM	Vc	c = 3.3V ±	0.3V	V _{CC} :	= 2.7V	V _{CC} = 1.2V	UNIT
MOD		COM	MIN	TYP ¹	MAX	MIN	MAX	TYP	1
t _{PHL} t _{PLH}	Propagation delay D _n to Q _n	1, 5	1.5	4.2	6.8	1.5	7.8	19	ns
t _{PHL} t _{PLH}	Propagation delay LE to Q _n	2, 5	1.5	4.6	7.2	1.5	8.2	21	ns
t _{PZH}	3-State output enable time OE to Q _n	3, 5	1.5	4.8	7.7	1.5	8.7	22	ns
t _{PHZ}	3-State output disable time OE to Q _n	3, 5	1.5	4.3	6.1	1.5	7.1	TW 15	ns
t _W	LE pulse width HIGH	2	3.0	1.5	ATM.	3.0	1.4	-VT	ns
t _{SU}	Setup time D _n to LE	4 V.C	2.0	0	411	2.0	OY.CO	M.T.W	ns
t _h	Hold time D _n to LE	4 V.C	1.5	0.3	-111	1.5	007.C	OMEN	ns

NOTE:


AC WAVEFORMS

 V_M = 1.5V at $V_{CC} \ge 2.7V; \, V_M$ = 0.5 V_{CC} at $V_{CC} < 2.7V.$ V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.


V_X = V_{OL} + 0.3V at V_{CC} \geq 2.7V; V_X = V_{OL} + 0.1 V_{CC} at V_{CC} < 2.7V V_Y = V_{OH} -0.3V at V_{CC} \geq 2.7V; V_Y = V_{OH} - 0.1 V_{CC} at V_{CC} < 2.7V



Waveform 1. Input (D_n) to output (Qn) propagation delays.



Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output (\mathbf{Q}_{n}) propagation delays



Waveform 3. 3-State enable and disable times.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

1998 Jul 29 7

^{1.} Unless otherwise stated, all typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25$ °C.

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)


74LVC373A

AC WAVEFORMS

with 5-volt tolerant inputs/outputs $V_M = 1.5V$ at $V_{CC} \ge 2.7V$; $V_M =$ $0.5 \, V_{CC}$ at $V_{CC} < 2.7 V$.


V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

 $V_X = V_{OL} + 0.3V$ at $V_{CC} \ge 2.7V$; $V_X = V_{OL} + 0.1 V_{CC}$ at $V_{CC} < 2.7V$ $V_Y = V_{OH} - 0.3V$ at $V_{CC} \ge 2.7V$; $V_Y = V_{OH} - 0.1 V_{CC}$ at $V_{CC} < 2.7V$



Waveform 4. Data setup and hold times for the D_n input to the LE input. (The shaded areas indicate when the input is permitted to change for predictable output performance).

TEST CIRCUIT



Waveform 5. Load circuitry for switching times.

WWW.100Y.COM. 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

1998 Jul 29


WWW.100Y.COM.T

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	Oc.	D ⁽¹⁾	E ⁽¹⁾	е	HE	700 700	Lp	Q	V	w	У	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	O°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE	MM.	REFERE	ENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	100	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC	WIN	WWW.		95-01-24 97-05-22

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bp	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	N 50,	Lp	Q	V	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		REFERE	NCES		EUROPEAN	ICCUE DATE
VERSION	IEC	JEDEC	EIAJ	M.In.	PROJECTION	ISSUE DATE
SOT339-1	-XI	MO-150AE	VIIA	MMM.10		93-09-08 95-02-04

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

plastic thin shrink small outline package; 20 leads; body width 4.4 mm TSSOP20:

SOT360-1



scale

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽²⁾	е	HE	15	Lp	G	V	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4	0.2	0.13	0.1	0.5 0.2	8° 0°
Notes 1. Plastic	c or met	al protru	sions of	0.15 mi	m maxin	num per	side are	e not inc	luded.	W		100	7.CO	M.	LM		WV	W

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERE	EUROPEAN	IOOUE DATE			
VERSION	IEC	JEDEC	EIAJ	MMM	PROJECTION	ISSUE DATE	
SOT360-1	V	MO-153AC	V. T.M	MMMI		93-06-16 95-02-04	
	4	WW.IOOV.C	OM	WWW			

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 08-98

Document order number: 9397-750-04506

Let's make things better.

Philips Semiconductors



