



National Semiconductor

December 1996

74LVX161284 Low Voltage IEEE 161284 Transceiver


General Description

The 74LVX161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE P1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive (± 14 mA) and are connected to a separate power supply pin (V_{CC_cable}) to allow these outputs to be driven by a higher supply voltage than the A-side. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the V_{CC_cable} supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the A_1-A_8/B_1-B_8 transceiver pins.

Logic Symbol



SSOP JEDEC	
Order Number	74LVX161284MEA 74LVX161284MEAX
See NS Package Number	MS48A

Features

- Supports IEEE P1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Replaces the function of two (2) 74ACT1284 devices
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the Peripheral and Host

Connection Diagram

Pin Assignment for SSOP

DIR	1	48	DIR
A ₉	2	47	Y_g
A ₁₀	3	46	Y_{10}
A ₁₁	4	45	Y_{11}
A ₁₂	5	44	Y_{12}
A ₁₃	6	43	Y_{13}
V_{CC}	7	42	V_{CC_cable}
A ₁	8	41	B ₁
A ₂	9	40	B ₂
GND	10	39	GND
A ₃	11	38	B ₃
A ₄	12	37	B ₄
A ₅	13	36	B ₅
A ₆	14	35	B ₆
GND	15	34	GND
A ₇	16	33	B ₇
A ₈	17	32	B ₈
V_{CC}	18	31	V_{CC_cable}
PLHin	19	30	PLH
A ₁₄	20	29	C ₁₄
A ₁₅	21	28	C ₁₅
A ₁₆	22	27	C ₁₆
A ₁₇	23	26	C ₁₇
HLH	24	25	HLHin

TL/F/12145-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

74LVX161284 Low Voltage IEEE 161284 Transceiver

Pin Descriptions

Pin Names	Description
HD	High Drive Enable Input (Active High)
DIR	Direction Control Input
A ₁ -A ₈	Inputs or Outputs
B ₁ -B ₈	Inputs or Outputs
A ₉ -A ₁₃	Inputs
Y ₉ -Y ₁₃	Outputs
A ₁₄ -A ₁₇	Outputs
C ₁₄ -C ₁₇	Inputs
PLH _{IN}	Peripheral Logic High Input
PLH	Peripheral Logic High Output
HLH _{IN}	Host Logic High Input
HLH	Host Logic High Output


Truth Table

Inputs		Outputs
DIR	HD	
L	L	B ₁ -B ₈ Data to A ₁ -A ₈ , and A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃ * C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇ PLH Open Drain Mode
L	H	B ₁ -B ₈ Data to A ₁ -A ₈ , and A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃ C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇ A ₁ -A ₈ Data to B ₁ -B ₈ ** A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃ * C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇ PLH Open Drain Mode
H	L	A ₁ -A ₈ Data to B ₁ -B ₈ A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃ C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇
H	H	A ₁ -A ₈ Data to B ₁ -B ₈ A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃ C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇

Note: *Y₉-Y₁₃ Open Drain Outputs

**B₁-B₈ Open Drain Outputs

Logic Diagram



TL/F/12145-3

Absolute Maximum Ratings (Note 1)

Supply Voltage		
V_{CC}	-0.5V to +5.5V	
$V_{CC\text{-Cable}}$	-0.5V to +7.0V	
$V_{CC\text{-Cable}}$ Must Be $\geq V_{CC}$		
Input Voltage (V_I)—(Note 2)		
$A_1\text{-}A_{13}$, PLH_{IN} , DIR, HD	-0.5V to $V_{CC} + 0.5V$	
$B_1\text{-}B_8$, $C_{14}\text{-}C_{17}$, HLH_{IN}	-0.5V to +5.5V (DC)	
$B_1\text{-}B_8$, $C_{14}\text{-}C_{17}$, HLH_{IN}	-2.0V to +7.0V*	
	*40 ns Transient	
Output Voltage (V_O)		
$A_1\text{-}A_8$, $A_{14}\text{-}A_{17}$, HLH	-0.5V to $V_{CC} + 0.5V$	
$B_1\text{-}B_8$, $Y_9\text{-}Y_{13}$, PLH	-0.5V to +5.5V (DC)	
$B_1\text{-}B_8$, $Y_9\text{-}Y_{13}$, PLH	-2.0V to +7.0V*	
	*40 ns Transient	
DC Output Current (I_O)		
$A_1\text{-}A_8$, HLH	± 25 mA	
$B_1\text{-}B_8$, $Y_9\text{-}Y_{13}$	± 50 mA	
PLH (Output LOW)	84 mA	
PLH (Output HIGH)	-50 mA	

Input Diode Current (I_{IK})—(Note 2)

DIR, HD, $A_9\text{-}A_{13}$, PLH , HLH , $C_{14}\text{-}C_{17}$ -20 mA

Output Diode Current (I_{OK})

$A_1\text{-}A_8$, $A_{14}\text{-}A_{17}$, HLH ± 50 mA

$B_1\text{-}B_8$, $Y_9\text{-}Y_{13}$, PLH -50 mA

DC Continuous V_{CC} or Ground Current ± 200 mA

Storage Temperature -65°C to +150°C

ESD (HBM) Last Passing Voltage 2000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. National does not recommend operation outside the databook specifications.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Supply Voltage		
V_{CC}	3.0V to 3.6V	
$V_{CC\text{-Cable}}$	3.0V to 5.5V	
DC Input Voltage (V_I)	0V to V_{CC}	
Open Drain Voltage (V_O)	0V to 5.5V	
Operating Temperature (T_A)	-40°C to +85°C	

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$V_{CC\text{-Cable}}$ (V)	74LVX161284		Units	Conditions	
				$T_A = 0^\circ C$ to +70°C	$T_A = -40^\circ C$ to +85°C			
				Guaranteed Limits				
V_{IK}	Input Clamp Diode Voltage	3.0	3.0	-1.2	-1.2	V	$ I_i = -18$ mA	
V_{IH}	Minimum High Level Input Voltage	A_n , B_n , PLH_{IN} , DIR, HD	3.0–3.6	3.0–5.5	2.0	2.0	V	$V_T(\text{Pos}) \geq 2.0$ V $V_T(\text{Pos}) \geq 2.4$ V
		C_n	3.0–3.6	3.0–5.5	2.3	2.3		
		HLH_{IN}	3.0–3.6	3.0–5.5	2.6	2.6		
V_{IL}	Maximum High Level Input Voltage	A_n , B_n , PLH_{IN} , DIR, HD	3.0–3.6	3.0–5.5	0.8	0.8	V	$V_T(\text{Neg}) \leq 1.2$ V $V_T(\text{Neg}) \leq 1.9$ V
		C_n	3.0–3.6	3.0–5.5	0.8	0.8		
		HLH_{IN}	3.0–3.6	3.0–5.5	1.6	1.6		
ΔV_T	Minimum Input Hysteresis	A_n , B_n , PLH_{IN} , DIR, HD	3.3	3.0–5.5	0.4	0.4	V	$V_T^+ - V_T^-$ $V_T^+ - V_T^-$
		C_n	3.0–3.6	3.0–5.5	0.8	0.8		
V_{OH}	Minimum High Level Output Voltage	A_n , HLH	3.0	3.0	2.8	2.8	V	$I_{OH} = -50$ μ A $I_{OH} = -4$ mA
			3.0	3.0	2.4	2.4		
		B_n , Y_n	3.0	3.0	2.23	2.23		
V_{OL}	Maximum Low Level Output Voltage	PLH	3.15	3.15	3.1	3.1	V	$I_{OL} = -14$ mA $I_{OL} = -500$ μ A
		A_n , HLH	3.0	3.0	0.2	0.2		
			3.0	3.0	0.4	0.4		
R_D	Maximum Output Impedance	$B_1\text{-}B_8$, $Y_9\text{-}Y_{13}$	3.3	3.3	55	55	Ω	(Notes 1, 2, 4)
	Minimum Output Impedance	$B_1\text{-}B_8$, $Y_9\text{-}Y_{13}$	3.3	5.0	55	55		
			3.3	3.3	35	35		
			3.3	5.0	35	35		

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC} (V)	V _{CC} —Cable (V)	74LVX161284	74LVX161284	Units	Conditions	
				T _A = 0°C to +70°C	T _A = -40°C to +85°C			
				Guaranteed Limits				
RP	Maximum Pull-Up Resistance	B ₁ –B ₈ , Y ₉ –Y ₁₃ , C ₁₄ –C ₁₇	3.3 3.3	3.3 5.0	1650 1650	1650 1650	Ω	(Note 2)
	Minimum Pull-Up Resistance	B ₁ –B ₈ , Y ₉ –Y ₁₃ C ₁₄ –C ₁₇	3.3 3.3	3.3 5.0	1150 1150	1150 1150		
I _{IH}	Maximum Input Current in High State	A ₉ –A ₁₃ , PLH _{HIN} , HD, DIR, HLH _{HIN}	3.6	3.6	1.0	1.0	μA	V _I = 3.6V
		C ₁₄ –C ₁₇	3.6	3.6	50.0	50.0		V _I = 3.6V
		C ₁₄ –C ₁₇	3.6	5.5	100	100		V _I = 5.5V
I _{IL}	Maximum Input Current in Low State	A ₉ –A ₁₃ , PLH _{HIN} , HD, DIR, HLH _{HIN}	3.6	3.6	-1.0	-1.0	μA	V _I = 0.0V
		C ₁₄ –C ₁₇	3.6	3.6	-3.5	-3.5		V _I = 0.0V
		C ₁₄ –C ₁₇	3.6	5.5	-5.0	-5.0		V _I = 0.0V
I _{OZH}	Maximum Output Disable Current (High)	A ₁ –A ₈	3.6	3.6	20	20	μA	V _O = 3.6V
		B ₁ –B ₈	3.6	3.6	50	50		V _O = 3.6V
		B ₁ –B ₈	3.6	5.5	100	100		V _O = 5.5V
I _{OZL}	Maximum Output Disable Current (Low)	A ₁ –A ₈	3.6	3.6	-20	-20	μA	V _O = 0.0V
		B ₁ –B ₈	3.6	3.6	-3.5	-3.5		
		B ₁ –B ₈	3.6	5.5	-5.0	-5.0		
I _{OFF}	Power Down Output Leakage	B ₁ –B ₈ , Y ₉ –Y ₁₃ , PLH	0.0	0.0	100	100	μA	V _O = 5.5V
I _{OFF}	Power Down Input Leakage	C ₁₄ –C ₁₇ , HLH _{HIN}	0.0	0.0	100	100	μA	V _I = 5.5V
I _{OFF-ICC}	Power Down Leakage to V _{CC}		0.0	0.0	250	250	μA	(Note 3)
I _{OFF-ICC2}	Power Down Leakage to V _{CC} —Cable		0.0	0.0	250	250	μA	(Note 3)
I _{CC}	Maximum Supply Current		3.6 3.6	3.6 5.5	45 70	45 70	mA	V _I = V _{CC} or GND
								V _I = V _{CC} or GND

Note 1: Output impedance is measured with the output active low and active high (HD = high).

Note 2: Resistance is calculated using the following formula:

$$\text{Resistance} = \frac{1V}{(\text{Current at } 2V \text{ on pin}) - (\text{Current at } 1V \text{ on pin})}$$

Note 3: Power-down leakage to V_{CC} or V_{CC}—Cable is tested by simultaneously forcing all pins on the cable-side (B₁–B₈, Y₉–Y₁₃, PLH, C₁₄–C₁₇ and HLH_{HIN}) to 5.5V and measuring the resulting I_{CC} or I_{CC}—Cable.

Note 4: This parameter is guaranteed but not tested, characterized only.

AC Electrical Characteristics

Symbol	Parameter	T _A = 0°C to +70°C V _{CC} = 3.0V–3.6V V _{CC} —Cable = 3.0V–5.5V		T _A = -40°C to +85°C V _{CC} = 3.0V–3.6V V _{CC} —Cable = 3.0V–5.5V		Units	Fig. No.
		Min	Max	Min	Max		
t _{PHL}	A ₁ –A ₈ to B ₁ –B ₈	2.0	40.0	2.0	44.0	ns	1
t _{PLH}	A ₁ –A ₈ to B ₁ –B ₈	2.0	40.0	2.0	44.0	ns	2
t _{PHL}	B ₁ –B ₈ to A ₁ –A ₈	2.0	40.0	2.0	44.0	ns	3
t _{PLH}	B ₁ –B ₈ to A ₁ –A ₈	2.0	40.0	2.0	44.0	ns	3
t _{PHL}	A ₉ –A ₁₃ to Y ₉ –Y ₁₃	2.0	40.0	2.0	44.0	ns	1
t _{PLH}	A ₉ –A ₁₃ to Y ₉ –Y ₁₃	2.0	40.0	2.0	44.0	ns	2

AC Electrical Characteristics (Continued)

Symbol	Parameter	$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ $V_{CC} = 3.0\text{V}$ – 3.6V $V_{CC\text{-Cable}} = 3.0\text{V}$ – 5.5V		$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ $V_{CC} = 3.0\text{V}$ – 3.6V $V_{CC\text{-Cable}} = 3.0\text{V}$ – 5.5V		Units	Fig. No.
		Min	Max	Min	Max		
t_{PHL}	$C_{14\text{-}C_{17}}$ to $A_{14\text{-}A_{17}}$	2.0	40.0	2.0	44.0	ns	3
t_{PLH}	$C_{14\text{-}C_{17}}$ to $A_{14\text{-}A_{17}}$	2.0	40.0	2.0	44.0	ns	3
t_{SKew}	LH-LH or HL-HL		10.0		12.0	ns	(Note 1)
t_{PHL}	PLH_{IN} to PLH	2.0	40.0	2.0	44.0	ns	1
t_{PLH}	PLH_{IN} to PLH	2.0	40.0	2.0	44.0	ns	2
t_{PHL}	HLH_{IN} to HLH	2.0	40.0	2.0	44.0	ns	3
t_{PLH}	HLH_{IN} to HLH	2.0	40.0	2.0	44.0	ns	3
t_{PHZ}	Output Disable Time DIR to $A_1\text{-}A_8$	2.0	15.0	2.0	18.0	ns	7
t_{PLZ}	Output Enable Time DIR to $A_1\text{-}A_8$	2.0	15.0	2.0	18.0	ns	
t_{PZH}	Output Enable Time DIR to $A_1\text{-}A_8$	2.0	50.0	2.0	50.0	ns	8
t_{PZL}	Output Disable Time DIR to $A_1\text{-}A_8$	2.0	50.0	2.0	50.0	ns	
t_{PHZ}	Output Disable Time DIR to $B_1\text{-}B_8$	2.0	50.0	2.0	50.0	ns	9
t_{PLZ}	Output Enable Time DIR to $B_1\text{-}B_8$	2.0	50.0	2.0	50.0	ns	
t_{pEN}	Output Enable Time HD to $B_1\text{-}B_8, Y_9\text{-}Y_{13}$	2.0	25.0	2.0	28.0	ns	2
t_{pDis}	Output Disable Time HD to $B_1\text{-}B_8, Y_9\text{-}Y_{13}$	2.0	25.0	2.0	28.0	ns	2
$t_{pEn\text{-}t}_{pDis}$	Output Enable-Output Disable		10.0		12.0	ns	
t_{SLEW}	Output Slew Rate $B_1\text{-}B_8, Y_9\text{-}Y_{13}$	0.05	0.40	0.05	0.40	V/ns	5
t_{PLH}		0.05	0.40	0.05	0.40		4
t_r, t_f	t_{RISE} and t_{FALL} $B_1\text{-}B_8^*, Y_9\text{-}Y_{13}^*$		120		120	ns	6
			120		120		(Note 2)

*Open Drain

Note 1: t_{SKew} is measured for common edge output transitions and compares the measured propagation delay for a given path type:

- (i) $A_1\text{-}A_8$ to $B_1\text{-}B_8, A_9\text{-}Y_{13}$ to $Y_9\text{-}Y_{13}$
- (ii) $B_1\text{-}B_8$ to $A_1\text{-}A_8$
- (iii) $C_{14\text{-}C_{17}}$ to $A_{14\text{-}A_{17}}$

Note 2: This parameter is guaranteed but not tested, characterized only.

Note: Pulse Generator for all pulses; Rate ≤ 1.0 MHz; $Z_O \leq 50\Omega$; $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	5	pF	$V_{CC} = 0.0\text{V}$ (HD, DIR, $A_9\text{-}A_{13}$, $C_{14\text{-}C_{17}}$, PLH_{IN} and HLH_{IN})
$C_{I/O}$ (Note)	I/O Pin Capacitance	12	pF	$V_{CC} = 3.3\text{V}$

Note: $C_{I/O}$ is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012

AC Loading and Waveforms







FIGURE 1. t_{PHL} Test Load and Waveforms
 $A_1\text{-}A_8$ to $B_1\text{-}B_8$
 $A_9\text{-}A_{13}$ to $Y_9\text{-}Y_{13}$
 PLH_{IN} to PLH




AC Loading and Waveforms (Continued)




TL/F/12145-6



TL/F/12145-7




TL/F/12145-8




TL/F/12145-9

FIGURE 2. t_{PLH} , t_{pEn} , t_{pDis} Test Load and Waveforms
 A_1-A_8 to B_1-B_8 , A_9-A_{13} to Y_9-Y_{13}
 PLHin to PLH, HD to B_1-B_8 , Y_9-Y_{13} , PLH





TL/F/12145-10





TL/F/12145-11

FIGURE 3. t_{PHL} , t_{PLH} Test Load and Waveforms
 B_1-B_8 to A_1-A_8 , $C_{14}-C_{17}$ to $A_{14}-A_{17}$, HLHin to HLH



TL/F/12145-14

FIGURE 4. t_{SLEW} HL Test Load and Waveforms
 A_1-A_8 to B_1-B_8
 A_9-A_{13} to Y_9-Y_{13}



TL/F/12145-15

FIGURE 5. t_{SLEW} LH Test Load and Waveforms
 A_1-A_8 to B_1-B_8
 A_9-A_{13} to Y_9-Y_{13}

AC Loading and Waveforms (Continued)





FIGURE 6. t_{RISE} and t_{FALL} Test Load and Waveforms for Open Drain Outputs
 A₁-A₈ to B₁-B₈, A₉-A₁₃ to Y₉-Y₁₃




FIGURE 7. t_{PHZ} and t_{PLZ} Test Load and Waveforms, DIR to A₁-A₈





FIGURE 8. t_{PZH} and t_{PZL} Test Load and Waveforms, DIR to A₁-A₈

AC Loading and Waveforms (Continued)





FIGURE 9. t_{PHZ} and t_{PLZ} Test Load and Waveforms
 DIR to to B_1-B_8

TL/F/12145-18

Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



TL/F/12145-19

74LVX161284 Low Voltage IEEE 161284 Transceiver

Physical Dimensions inches (millimeters) unless otherwise noted



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

2