# INTEGRATED CIRCUITS

 $\mathbb{N}$ 

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

**80C51/87C51/80C31** 80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless low voltage (2.7V–5.5V), low power, high speed (33 MHz)

PHILIPS

Product specification Supersedes data of 1998 Oct 14 IC20 Data Handbook 1999 Apr 01



80C51/87C51/80C31

### 80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMIess, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

#### DESCRIPTION

The Philips 8XC51/31 is a high-performance static 80C51 design fabricated with Philips high-density CMOS technology with operation from 2.7V to 5.5V.

The 8XC51/31 contains a 4k  $\times$  8 ROM, a 128  $\times$  8 RAM, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device is a low power static design which offers a wide range of operating frequencies down to zero. Two software selectable modes of power reduction—idle mode and power-down mode are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data and then the execution resumed from the point the clock was stopped.

### SELECTION TABLE

For applications requiring more ROM and RAM, see the 8XC52/54/58/80C32, 8XC51FA/FB/FC/80C51FA, and 8XC51RA+/RB+/RC+/80C51RA+ data sheet.

ROM/EPROM Memory Size (X by 8)	RAM Size (X by 8)	Programmable Timer Counter (PCA)	Hardware Watch Dog Timer
80C31/8XC51	L.W.W.	NOT COM.1	- 1
0K/4K	128	No	No
80C32/8XC52/54	/58	100Y. OM	IM
0K/8K/16K/32K 256		No	No
80C51FA/8XC51	FA/FB/FC	W. COT	WTD
0K/8K/16K/32K	256	Yes	No
80C51RA+/8XC5	1RA+/RB+/RC	+W.Love	DNI.
0K/8K/16K/32K	512	Yes	Yes
8XC51RD+	N	W.1001.	COM.I
64K	1024	Yes	Yes

### **FEATURES**

- 8051 Central Processing Unit
  - 4k × 8 ROM (80C51)
  - 128×8 RAM
  - Three 16-bit counter/timers
  - Full duplex serial channel
  - Boolean processor
  - Full static operation
  - Low voltage (2.7V to 5.5V@ 16MHz) operation
- Memory addressing capability
  64k ROM and 64k RAM
- Power control modes:
- Clock can be stopped and resumedIdle mode
- Power-down mode
- CMOS and TTL compatible
- Three speed ranges at V<sub>CC</sub> = 5V
- 0 to 16MHz
- 0 to 33MHz
- Three package styles
- Extended temperature ranges
- Dual Data Pointers
- Second DPTR register
- Security bits:
  - ROM (2 bits)
- OTP/EPROM (3 bits)
- Encryption array—64 bytes
- 4 level priority interrupt
- 6 interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
- Framing error detection
- Automatic address recognition
- Programmable clock out
- Asynchronous port reset
- Low EMI (inhibit ALE)
- Wake-up from Power Down by an external interrupt (8XC51)

# 80C51/87C51/80C31

100X.COM.

WWW.100

### 80C51/87C51 AND 80C31 ORDERING INFORMATION

MEMORY 4K×8		lless	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG. #
ROM P80C51SB		NN.	100 Contraction of the second		Q 1 40	0.07400.4
OTP P87C51SB	P80C31S	BPN	0 to +70, Plastic Dual In-line Package	2.7V to 5.5V	0 to 16	SOT129-1
ROM P80C51SBA			Other 70 Direction and other Operation		0.1.40	007407.0
OTP P87C51SB	P80C31S	BAA	0 to +70, Plastic Leaded Chip Carrier	2.7V to 5.5V	0 to 16	SOT187-2
ROM P80C51SB			WW.W TOCOM		CONTRACT	
OTP P87C51SB	BB P80C31S	BBB	0 to +70, Plastic Quad Flat Pack	2.7V to 5.5V	0 to 16	SOT307-2
ROM P80C51SFF					COT400.4	
OTP P87C51SFF	P80C31S	FPN	-40 to +85, Plastic Dual In-line Package	2.7V to 5.5V	0 to 16	SOT129-1
ROM P80C51SFA					0 to 16	SOT107 2
OTP P87C51SFA	P80C31S	FA A	-40 to +85, Plastic Leaded Chip Carrier	2.7V to 5.5V	0 to 16	SOT187-2
ROM P80C51SFE	BB BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	-CDD	40 to 105 Directio Quark Flat Park		0 += 40	COT207 0
OTP P87C51SFE	BB P80C31S	гвв	–40 to +85, Plastic Quad Flat Pack	2.7V to 5.5V	0 to 16	SOT307-2
ROM P80C51UB/			0 to 170 Plastic Londod Chip Corrier	5V	0 to 33	COT497.0
DTP P87C51UB	AA P80C31U	DAA	0 to +70, Plastic Leaded Chip Carrier	50	01033	SOT187-2
ROM P80C51UB			u a ta 170 Diastia Dual la lina Padrana	5V	0 to 33	0074004
OTP P87C51UB	P80C31U	IBPN	0 to +70, Plastic Dual In-line Package	2 <sup>20</sup>		SOT129-1
ROM P80C51UB	3B P80C31U		0 to +70. Plastic Quad Flat Pack	5V	0 to 22	SOT307-2
OTP P87C51UB	BB P80C31C		0 to +70, Plastic Quad Flat Pack	5V	0 to 33	501307-2
ROM P80C51UFA	A P80C31L		-40 to +85, Plastic Leaded Chip Carrier	5V	0.40.22	SOT187-2
OTP P87C51UFA	AA		-40 to +65, Plastic Leaded Chip Carrier	50	0 to 33	301107-2
ROM P80C51UFF	PN P80C31U		-40 to +85, Plastic Dual In-line Package	5V	0 to 33	SOT129-1
DTP P87C51UFF	PN	JEEN.	-40 to +65, Flastic Duar III-line Fackage	M.T.SV	0 10 33	301129-1
ROM P80C51UFE			40 to 195 Plastic Qued Elet Post	EV	0 to 22	SOT207 2
OTP P87C51UFE	B P80C31L		-40 to +85, Plastic Quad Flat Pack	5V	0 to 33	SOT307-2


### 80C51/87C51 AND 80C31 ORDERING INFORMATION

51/87C51 AND 80C31	ORDERING INFORMATION		
EVICE NUMBER (P87C51)	OPERATING FREQUENCY, MAX (S)	TEMPERATURE RANGE (B)	PACKAGE (AA)
P80C51 ROM	S = 16 MHz	B = 0° to +70°C	AA = PLCC
P87C51 OTP	U = 33 MHz	$F = -40^{\circ}C$ to $+85^{\circ}C$	BB = PQFP
P80C31 ROMless	WWW. OOY.CO. CTW	WW 100Y.CO	PN = PDIP


勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

80C51/87C51/80C31


### **BLOCK DIAGRAM**



# 80C51/87C51/80C31



### PLASTIC QUAD FLAT PACK **PIN FUNCTIONS**



Http://www. 100y. com. tw

FUNCTIONS

SECONDARY

RxD-

INT1 -

T0

T1

80C51/87C51/80C31

材料 886-3-5753170

力

勝 特

PIN DESCF		NS			100X.COM.TW W	胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787	
			ED		100 P. COMPLET		
MNEMONIC	DIP	LCC	QFP	ТҮРЕ	NAME AND FUNCTION	Http://www.100y.com.tw	
V <sub>SS</sub>	20	22	16	NI.	Ground: 0V reference.	NI 100X. ON. TH	
Vcc	40	44	38	-41	Power Supply: This is the power supp	ly voltage for normal, idle, and power-down operation.	
P0.0-0.7	39–32	43–36	37–30	I/O	them float and can be used as high-im low-order address and data bus during this application, it uses strong internal	tional I/O port. Port 0 pins that have 1s written to pedance inputs. Port 0 is also the multiplexed accesses to external program and data memory. In pull-ups when emitting 1s. Port 0 also outputs the and received code bytes during EPROM	
D4 0 D4 7	JOX.	2.0			programming. External pull-ups are rec		
P1.0–P1.7	1-8	2–9	40–44, 1–3	I/O	written to them are pulled high by the in port 1 pins that are externally pulled low	/O port with internal pull-ups. Port 1 pins that have 1s nternal pull-ups and can be used as inputs. As inputs, w will source current because of the internal pull-ups. Port 1 also receives the low-order address byte lternate functions for Port 1 include:	
	10	2 3	40 41	1/O		I count input/clockout (see Programmable Clock-Out).	
P2.0-P2.7	21–28	24–31	18–25	1/0	written to them are pulled high by the in port 2 pins that are externally being pul- pull-ups. (See DC Electrical Characteri- during fetches from external program that use 16-bit addresses (MOVX @Df pull-ups when emitting 1s. During acces (MOV @Ri), port 2 emits the contents	/O port with internal pull-ups. Port 2 pins that have 1s nternal pull-ups and can be used as inputs. As inputs, led low will source current because of the internal istics: $I_{IL}$ ). Port 2 emits the high-order address byte nemory and during accesses to external data memory PTR). In this application, it uses strong internal sees to external data memory that use 8-bit addresses of the P2 special function register. Some Port 2 pins ing EPROM programming and verification.	
P3.0–P3.7	10–17	11, 13–19	5, 7–13	0/0 001	written to them are pulled high by the in port 3 pins that are externally being pu	/O port with internal pull-ups. Port 3 pins that have 1s nternal pull-ups and can be used as inputs. As inputs, led low will source current because of the pull-ups Port 3 also serves the special features of the 80C51	
	10	11	5	100	RxD (P3.0): Serial input port		
	11	13	7	0	TxD (P3.1): Serial output port		
	12	14	8	N-P	INTO (P3.2): External interrupt		
	13	15	9	C C	INT1 (P3.3): External interrupt		
	14	16	10 11		T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input		
	15 16	17 18	12	0	WR (P3.6): External data memory v	write strebe	
	17	19	12	0	RD (P3.7): External data memory r		
RST	9	10	4	1.100 N.100	Reset: A high on this pin for two mach	ine cycles while the oscillator is running, resets the $V_{\rm SS}$ permits a power-on reset using only an external	
ALE/PROG	30	33	27	7010 771.1 771.1	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at constant rate of 1/6 the oscillator frequency, and can be used for external timing or cl- Note that one ALE pulse is skipped during each access to external data memory. Thi also the program pulse input (PROG) during EPROM programming. ALE can be disa setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instru-		
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the 8XC51/3 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory		
EA/V <sub>PP</sub>	31	35	29	AN AN	External Access Enable/Programmin to enable the device to fetch code from OFFFH. If EA is held high, the device e program counter contains an address of	<b>ng Supply Voltage:</b> EA must be externally held low n external program memory locations 0000H and executes from internal program memory unless the greater than 0FFFH. This pin also receives the (/PP) during EPROM programming. If security bit 1 is	
XTAL1	19	21	15	1	Crystal 1: Input to the inverting oscillat circuits.	tor amplifier and input to the internal clock generator	
XTAL2	18	20	14	0	Crystal 2: Output from the inverting os	cillator amplifier.	

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than  $V_{CC}$  + 0.5V or  $V_{SS}$  – 0.5V, respectively.

# 80C51/87C51/80C31

SYMBOL	DESCRIPTION	DIRECT		DDRESS	, SYMBO	L, OR AL	TERNATIV	E PORT	FUNCTIC		RESET
ACC*		ADDRESS	MSB E7	FC	E5	E4	E3	E2		LSB	VALUE
	Accumulator	E0H	E7	E6	E5	E4	E3	EZ	E1	E0	00H
AUXR#	Auxiliary	8EH	- ···	I.COM	No.	-	- T		CD.	AO	xxxxxxx0B
UXR1#	Auxiliary 1	A2H	W. HUY	20	1. <u>F</u>	LPEP <sup>2</sup>	WUPD <sup>3</sup>	0	- CO	DPS	xxx000x0B
3*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
OPTR:	Data Pointer (2 bytes)	N.	MM.								N
DPH	Data Pointer High	83H	.WW.								00H
DPL	Data Pointer Low	82H 🔨									00H
	V CONT.		AF	AE	AD	AC	AB	AA	A9	A8	WT
=*	Interrupt Enable	A8H	EA	1.700	ET2	ES	ET1	EX1	ET0	EX0	0x000000B
	TTV YOUNTY		BF	BE	BD	BC	BB	BA	B9	B8	T.T.
P*	Interrupt Priority	S 88H	N I <del>A</del> N	<u> </u>	PT2	PS	PT1	PX1	PT0	PX0	xx000000B
	N.1001. M.T		B7	B6	B5	B4	B3	B2	B1	B0	
PH#	Interrupt Priority High	B7H			PT2H	PSH	PT1H	PX1H	PTOH	PX0H	xx000000B
	interrupt i nonty riigh		87	86	85	84	83	82	81	80	ANDOUDODD
P0*	Dort 0.1001	0011								0	
-0-	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
	WW.100 CO	1	97	96	95	94	93	92	91	90	CONT
P1*	Port 1	90H	-	N1 -	si 1 <del>0</del> 0'		1 <u>-</u>	-	T2EX	T2	FFH
	WWW. ONY.CI	WT .	A7	A6	A5	A4	A3	A2	A1	A0	I.C.
2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
	WW 100Y.C	T.Mo	B7	B6	B5	B4	B3	B2	B1	B0	CON
P3*	Port 3	BOH	RD	WR	T1	ТО	INT1	INTO	TxD	RxD	FFH
	WW.100-	COM.			NN.	~1(	Own	- N		WW.	CON CON
PCON#1	Power Control	87H	SMOD1	SMOD0		POF	GF1	GF0	PD	IDL	00xx0000B
	WWW.L	V.COM	D7	D6	D5	D4	D3	D2	D1	D0	1004.0
PSW*	Program Status Word	DOH	CY	AC	F0	RS1	RS0	OV	-	Р	000000x0B
RACAP2H#	Timer 2 Capture High	СВН				x 100	- 0				00H
ACAP2L#	Timer 2 Capture Low	CAH	V								00H
SADDR#	Slave Address	A9H	DN.								00H
SADEN#	Slave Address Mask	B9H	LIA								00H
SBUF	Serial Data Buffer	99H	Ow.								xxxxxxxB
	Contai Data Danoi	0011	9F	9E	9D	9C	9B	9A	99	98	AUGUUUUUU
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	ТІ	RI	00H
			SIVIU/FE	SIVIT	SIVIZ	REN	I DO	KD0		RI	
SP		81H	0	M.L		. all	W.100	- CON	1		07H
	W	10	8F	8E	8D	8C	8B	8A	89	88	
CON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
		LIN.	CF	CE	CD	CC	СВ	CA	C9	C8	
2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
2MOD#	Timer 2 Mode Control	C9H	1	COP		- <	<u> </u>	-	T2OE	DCEN	xxxxxx00B
-10	Timer High 0	8CH	1.100 x.	Mos		·					00H
H1	Timer High 1	8DH	100								00H
H2#	Timer High 2	CDH	1.100								00H
LO	Timer Low 0	8AH	-x1 100								00H
TL1	Timer Low 1	8BH	1 11.5								00H
FL2#	Timer Low 2	ССН						<del>i =</del>			00H
TMOD	Timer Mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO	00H

#### 8XC51/80C31 Special Function Registers Table 1.

SFRs are modified from or added to the 80C51 SFRs. #

Reserved bits.

Reset value depends on reset source.
 LPEP – Low Power EPROM operation (OTP/EPROM only)

3. Not available on 80C31.

### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

### Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

#### **Stop Clock Mode**

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

#### **Idle Mode**

In idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

### **Power-Down Mode**

To save even more power, a Power Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0V and care must be taken to return  $V_{CC}$  to the minimum specified operating voltages before the Power Down Mode is terminated.

For the 87C51 and 80C51 either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external

# 80C51/87C51/80C31

interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3–Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD = 0 Disable WUPD = 1 Enable

To properly terminate Power Down the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

For the 80C31, wakeup from power down is always enabled.

## LPEP

The eprom array contains some analog circuits that are not required when V<sub>CC</sub> is less than 4V, but are required for a V<sub>CC</sub> greater than 4V. The LPEP bit (AUXR.4), when set, will powerdown these analog circuits resulting in a reduced supply current. This bit should be set ONLY for applications that operate at a V<sub>CC</sub> less tan 4V.

### **Design Consideration**

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

### **ONCE™ Mode**

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 8XC51/31 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

### Table 2. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1.1	177	Data	Data	Data	Data
Idle	External	1 <u>0</u> 0	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

# 80C51/87C51/80C31

#### Programmable Clock-Out

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61Hz to 4MHz at a 16MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

```
\frac{\text{Oscillator Frequency}}{4 \times (65536 - \text{RCAP2H}, \text{RCAP2L})}
```

Where:

(RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

### TIMER 2 OPERATION

#### Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by  $C/\overline{T}2^*$  in the special function register T2CON (see Figure 1). Timer 2 has three operating modes:Capture, Auto-reload (up or down counting) ,and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 3.

#### **Capture Mode**

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2\* in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2=1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and

TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 pulses.).

#### Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter (C/T2\* in T2CON)) then programmed to count up or down. The counting direction is determined by bit DCEN(Down Counter Enable) which is located in the T2MOD register (see Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16–bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	NTN 1 VIII	16-bit Auto-reload
0	1	N.C.P	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### Table 3. Timer 2 Operating Modes

# 80C51/87C51/80C31


	(MSB	)						(LSB)
	M.T.N TF	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
Symbol	Position	Name and Sig	Inificance	V.COM	TW		WW.10	DAY.COM. TW
TF2	T2CON.7	Timer 2 overflow			overflow and	I must be c	leared by so	oftware. TF2 will not be set
EXF2	T2CON.6	EXEN2 = 1. W	hen Timer 2 e. EXF2 mu	interrupt is st be cleare	enabled, EX	F2 = 1 will	cause the C	egative transition on T2EX and CPU to vector to the Timer 2 e an interrupt in up/down
RCLK	T2CON.5	Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.						
TCLK	T2CON.4							low pulses for its transmit clock transmit clock
EXEN2	T2CON.3	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.						
TR2	T2CON.2	Start/stop cont	rol for Timer	2. A logic 1	starts the tir	ner.		
C/T2	T2CON.1	Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling edge triggered).						
CP/RL2	T2CON.0	cleared, auto-r	eloads will o hen either R	ccur either	with Timer 2	overflows	or negative	s at T2EX if EXEN2 = 1. When transitions at T2EX when e timer is forced to auto-reload

Figure 1. Timer/Counter 2 (T2CON) Control Register





### Figure 2. Timer 2 in Capture Mode


# 80C51/87C51/80C31



SU00729









80C51/87C51/80C31

### 80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)





Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)



### Figure 6. Timer 2 in Baud Rate Generator Mode

#### Baud Rate Generator Mode

Bits TCLK and/or RCLK in T2CON (Table 3) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates =  $\frac{\text{Timer 2 Overflow Rate}}{16}$ 

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation ( $C/T2^*=0$ ). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

Oscillator Frequency [32 × [65536 - (RCAP2H, RCAP2L)]]

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2;

# 80C51/87C51/80C31

under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 4 shows commonly used baud rates and how they can be obtained from Timer 2.

1.1	Ww.	Timer 2		
Baud Rate	Osc Freq	RCAP2H	RCAP2L	
375K	12MHz	EF .	FF	
9.6K	12MHz	FF C	D9	
2.8K	12MHz	FF	B2	
2.4K	12MHz	FF	64	
1.2K	12MHz	FE	C8	
300	12MHz 🕥	FB	1E	
110	12MHz	F2	AF	
300	6MHz	FD	8F	
110	6MHz	F9	57	

### Table 4. Timer 2 Generated Commonly Used Baud Rates

### **Summary Of Baud Rate Equations**

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate =  $\frac{\text{Timer 2 Overflow Rate}}{16}$ 

If Timer 2 is being clocked internally, the baud rate is:

$$Rate = \frac{f_{OSC}}{[32 \times [65536 - (RCAP2H, RCAP2L)]]}$$

Where fOSC= Oscillator Frequency

Baud

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

 $RCAP2H, RCAP2L = 65536 - \left(\frac{f_{OSC}}{32 \times Baud Rate}\right)$ 

### Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 5 for set-up of Timer 2 as a timer. Also see Table 6 for set-up of Timer 2 as a counter.

# 80C51/87C51/80C31

		Т
5. Timer 2 as a Timer	胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw	0 0
OWILL MANNING	一 府 万 村 村 800-3-5753170 胜特力电子(上海) 86-21-54151736	
power, nigh speed (55 MHZ)	- 勝特力材料 886-3-5753170	11

able 5. Timer 2 as a Timer	Http://www.100y.com.tw				
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)			
16-bit Auto-Reload	00H	08H			
16-bit Capture	01H	09H			
Baud rate generator receive and transmit same baud rate	34H	36H			
Receive only	24H	26H			
Transmit only	14H	16H			

### Table 6. Timer 2 as a Counter

NODE -	TM IV	IOD
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)
16-bit	02H	0AH
Auto-Reload	03H	0BH

NOTES:

1. Capture/reload occurs only on timer/counter overflow.

2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

### Enhanced UART

The UART operates in all of the usual modes that are described in the first section of Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 8XC51/31 UART also fully supports multiprocessor communication.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 8.

#### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 9.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the

SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	Ŧ	1100	0000
	SADEN	=	1111	1101
	Given	E.	1100	00X0
Slave 1	SADDR	-	1100	0000
	SADEN		1111	1110
	Given	-A.	1100	000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	<u>'</u>	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0

80C51/87C51/80C31

### 80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33 MHz)


and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.


The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.


Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

	N.C :	SM0/FE	SM1	SM2	REN	TB8	RB8	ТІ	RI	100X.COM.TW
	Bit: (S	7 MOD0 = (	6 D/1)*	5	4	V.CO	2	1	0	100X.COM.TW
Symbol	Functi	on O								W.IOW.COM.
FE	Framin frames	g Error bi but shoul	t. This bit is d be cleared	set by the d by softwa	receiver w are. The SI	hen an inva MOD0 bit m	lid stop bit is ust be set to	detected.	The FE b cess to th	bit is not cleared by valid he FE bit.
SMO	Serial I	Port Mode	Bit 0, (SMC	DD0 must	= 0 to acce	ss bit SM0)				WW. LONY.COM TW
SM1	Serial I SM0	Port Mode SM1	Bit 1 Mode	Descr	iption	Baud Rate	**CON.			WW.INOY.COM.
	0 0 1 1	0 1 0 1	0 1 2 3	shift re 8-bit L 9-bit L 9-bit L	JÄRT JART	f <sub>OSC</sub> /12 variable f <sub>OSC</sub> /64 or variable	f <sub>OSC</sub> /32			WWW.100Y.COM.TW
SM2	receive In Mod	ed 9th data e 1, if SM	a bit (RB8) is	s 1, indica I will not b	ting an add e activated	lress, and th d unless a va	ne received b	oyte is a Giv	en or Br	not be set unless the roadcast Address. he received byte is a
REN	Enable	s serial re	ception. Se	t by softwa	are to enab	le reception	. Clear by so	oftware to d	isable re	eception.
TB8	The 9th	n data bit t	that will be t	ransmitted	in Modes	2 and 3. Se	t or clear by	software as	s desired	1. WM 100Y.
RB8			3, the 9th da is not used.	ta bit that	was receiv	ed. In Mode	e 1, if SM2 =	0, RB8 is tl	ne stop k	bit that was received.
TI						d of the 8th cleared by s		ode 0, or a	t the beg	jinning of the stop bit in the
RI							bit time in Me lust be clear			rough the stop bit time in
TE: 10D0 is located ISC = oscillator										SU00043











勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y

# 80C51/87C51/80C31

### Interrupt Priority Structure

The 8XC51 and 80C31 only have a 6-source four-level interrupt structure. They are the IE, IP and IPH. (See Figures 10, 11, and 12.) The IPH (Interrupt Priority High) register that makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 12.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORIT	TY BITS	
IPH.x	IP.x	
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	100	Level 3 (highest priority)

#### Table 7. Interrupt Table

An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	CON1.1	IEO	N (L) <sup>1</sup> Y (T) <sup>2</sup>	03H
Т0	2 TP0 Y			0BH
X1	3	IE1 100	N (L) Y (T)	13H
T1		TF1	Y	1BH
SP	5	RI, TI	N.COM N.W	23H
T2	6	TF2, EXF2	N	2BH

#### NOTES:

		7.	6	5	4	3	2	1 C	0		J.V. V.WWIE
	IE (0A8H)	EA	<u>007</u> .~	ET2	ES	ET1	EX1	ET0	EX0		WW.100
			Bit = 1 en Bit = 0 dis	ables the isables it.	nterrupt.						WWW.1001
BIT	SYMBOL	FUNC	TION								WW.
IE.7	EA	Global	l disable l	bit. If EA =	0, all inte	rrupts are earing its e	disabled. enable bit.	If EA = 1,	each inte	rupt can be in	dividually
IE.6	—	Not im	npiemente	ed. Reserve	eu ior iull	arc usc.					
IE.6 IE.5	ET2			ot enable bi							
	ET2 ES	Timer	2 interrup		it.						
IE.5		Timer Serial	2 interrup Port inter	ot enable bi rrupt enable	it. e bit.						
IE.5 IE.4	ES	Timer Serial Timer	2 interrup Port inter 1 interrup	ot enable bi rrupt enable ot enable bi	it. e bit. it.	W					
IE.5 IE.4 IE.3	ES ET1	Timer Serial Timer Extern	2 interrup Port inter 1 interrup nal interru	ot enable bi rrupt enable	it. e bit. it. e bit.						

WWW.100Y.

80C51/87C51/80C31

### 80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33 MHz)

N.CO	WILM	7	6	0 5	4	3	2	1	1000
	IP (0B8H)		M.	PT2	PS	PT1	PX1	PT0	PX0
		Priority	Bit = 1 as: Bit = 0 as:	signs high signs lowe	er priority er priority	I.T.Y			
BIT	SYMBOL	FUNC	TION						
BIT IP.7	SYMBOL	FUNC Not im		d, reserve	d for futu	ire use.			
	SYMBOL	Not im	plemente	d, reserve					
IP.7	SYMBOL — — PT2	Not im Not im	plemente plemente		d for futu				
IP.7 IP.6	Y.COMIT	Not im Not im Timer	plemente plemente 2 interrup	d, reserve t priority b	ed for futu it.				
IP.7 IP.6 IP.5	— — PT2	Not im Not im Timer Serial	plemente plemente 2 interrup Port inter	d, reserve t priority b rupt priorit	d for futu it. y bit.				
IP.7 IP.6 IP.5 IP.4	— — PT2 PS	Not im Not im Timer Serial Timer	plemente plemente 2 interrup Port inter 1 interrup	d, reserve t priority b	ed for futu it. y bit. it.				
IP.7 IP.6 IP.5 IP.4 IP.3	 PT2 PS PT1	Not im Not im Timer Serial Timer Extern	plemente plemente 2 interrup Port interrup 1 interrup nal interrup	d, reserve t priority b rupt priorit t priority b	ed for futu it. y bit. it. y bit.				

100Y.COM.

WWW.100

WW.IV	7.	6	5	4	3	2	1	0			WT.
IPH (B7H)	1700	_	PT2H	PSH	PT1H	PX1H	<b>PT0H</b>	PX0H			
WWW.100Y.	Priority I Priority I	Bit = 1 as Bit = 0 as	signs high signs lowe	er priority r priority	V.100 1	I.COM	WT.N	, , , , , , , , , , , , , , , , , , ,			W.I.M
BIT SYMBOL	FUNC	TION									WT.
IPH.7 -		plemente	ed, reserve	d for futu	re use.						ON.
IPH.6 —			ed, reserve								TIM
IPH.5 PT2H	Timer	2 interrup	ot priority b	it high.							
IPH.4 PSH			rupt priorit								COM.1
IPH.3 PT1H	Timer	1 interrup	ot priority b	it high. <							
IPH.2 PX1H	Extern	al interru	pt 1 priority	/ bit high.							a CDM.
IPH.1 PT0H	Timer	0 interrup	ot priority b	it high.							Mo
IPH.0 PX0H	Extern	al interru	pt 0 priority	/ bit high.	WW	N.1~	Y.COr	SU01058	WW	110	OX.COL
			Fig	gure 12.	IPH Regi	sters					

WWW.100Y.CO

WWW.100Y.CO 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

WWW.100Y.COM.TW

80C51/87C51/80C31


### 80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

### Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

### Reduced EMI Mode

### AUXR (8EH)



#### **Dual DPTR**

The dual DPTR structure (see Figure 13) enables a way to specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

- New Register Name: AUXR1#
- SFR Address: A2H
- Reset Value: xxx000x0B

#### AUXR1 (A2H)

7	6	5	4	3	2	1	0
_		N =	LPEP	WUPD	0	-	DPS
Where:		WW	11.2	V.C	1	N	1

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	1001.000
DPTR1	1007. 11.1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC DPTR insstruction without affecting the WOPD or LPEP bits.




Figure 13.

#### **DPTR Instructions**

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

# 80C51/87C51/80C31

### ABSOLUTE MAXIMUM RATINGS<sup>1, 2, 3</sup>

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V <sub>PP</sub> pin to V <sub>SS</sub>	0 to +13.0	V
Voltage on any other pin to V <sub>SS</sub>	-0.5 to +6.5	V
Maximum I <sub>OL</sub> per I/O pin	15	M mA
Power dissipation (based on package heat transfer limitations, not device power consumpti	on) 1.5	W

WWW

NOTES:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static 2. charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise 3. noted.

### AC ELECTRICAL CHARACTERISTICS

WWW.100Y.CO

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C

SYMBOLFIGUREPARAMETERMINMAXU1/t <sub>CLCL</sub> 29Oscillator frequency Speed versions : S (16MHz) U (33MHz)016MHz
Speed versions : S (16MHz) 0 16 MHz
WWW.100X.COM.TW WWW.100X.COM.1

### DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C,  $V_{CC} = 2.7V$  to 5.5V,  $V_{SS} = 0V$  (16MHz devices)

SYMBOL	DADAMETED VILOU	TEST	W.100-				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT	
N	VCO2 WWW MWW 100Y.C.	4.0V < V <sub>CC</sub> < 5.5V	-0.5	1.00	0.2V <sub>CC</sub> -0.1	V	
VIL	Input low voltage	2.7V <v<sub>CC&lt; 4.0V</v<sub>	-0.5	N.CC	0.7	V	
VIH	Input high voltage (ports 0, 1, 2, 3, EA)	CONLEYN	0.2V <sub>CC</sub> +0.9	N.C	V <sub>CC</sub> +0.5	V	
V <sub>IH1</sub>	Input high voltage, XTAL1, RST	COM.1	0.7V <sub>CC</sub>	00	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output low voltage, ports 1, 2, <sup>8</sup>	$V_{CC} = 2.7V$ $I_{OL} = 1.6mA^2$	WWW	100 1.	0.4	V	
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN <sup>8, 7</sup>	$V_{CC} = 2.7V$ $I_{OL} = 3.2mA^2$	WW	1.100	0.4	V	
V <sub>OH</sub>		V <sub>CC</sub> = 2.7V I <sub>OH</sub> = -20μA	V <sub>CC</sub> - 0.7	1.10	NY.CON	V	
	Output high voltage, ports 1, 2, 3 <sup>3</sup>	V <sub>CC</sub> = 4.5V I <sub>OH</sub> = -30μA	V <sub>CC</sub> - 0.7	WW.	DOX.COI	V	
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	V <sub>CC</sub> = 2.7V I <sub>OH</sub> = -3.2mA	V <sub>CC</sub> – 0.7	NWW	1007.00	v	
IIL	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4V	-1	WW	-50	μA	
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	V <sub>IN</sub> = 2.0V See note 4	W7	WW	-650	μΑ	
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	W	W	±10	μΑ	
I <sub>CC</sub>	Power supply current (see Figure 21): Active mode @ 16MHz Idle mode @ 16MHz Power-down mode or clock stopped (see Figure 25 for conditions)	See note 5 $T_{amb} = 0^{\circ}C$ to 70°C $T_{amb} = -40^{\circ}C$ to +85°C	M.TW	3	50 75	μΑ μΑ μΑ μΑ	
R <sub>RST</sub>	Internal reset pull-down resistor	N. I. I. I.	40		225	kΩ	
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except EA)	N. 1003.	COM.	- 1	15	pF	

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vol s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions

3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the VCC-0.7 specification when the address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2V.

- 5. See Figures 22 through 25 for I<sub>CC</sub> test conditions.
- $I_{CC} = 0.9 \times FREQ. + 1.1 mA$ Active mode:
- Idle mode:  $I_{CC} = 0.18 \times FREQ. +1.01mA$ ; See Figure 21. 6. This value applies to  $T_{amb} = 0^{\circ}C$  to  $+70^{\circ}C$ . For  $T_{amb} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $I_{TL} = -750\mu A$ .
- Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF. 7.
- 8. Under steady state (non-transient) conditions, IOL must be externally limited as follows:
  - Maximum I<sub>OL</sub> per port pin: 15mA (\*NOTE: This is 85°C specification.) 26mA
    - Maximum I<sub>OL</sub> per 8-bit port:
    - Maximum total I<sub>OL</sub> for all outputs: 71mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 9. ALE is tested to V<sub>OH1</sub>, except when ALE is off then V<sub>OH</sub> is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA is 25pF).

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

## 80C51/87C51/80C31

### DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C, 33MHz devices; 5V ±10%;  $V_{SS} = 0V$ 

CVMDC!	DADAMETER W.100 P. CO	TEST	WW.100			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
V <sub>IL</sub>	Input low voltage	4.5V < V <sub>CC</sub> < 5.5V	-0.5	N.0	0.2V <sub>CC</sub> -0.1	V
V <sub>IH</sub>	Input high voltage (ports 0, 1, 2, 3, EA)	WLIN	0.2V <sub>CC</sub> +0.9	01.0	V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST	COMTW	0.7V <sub>CC</sub>	NOY.C	V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3 <sup>8</sup>	$V_{CC} = 4.5V$ $I_{OL} = 1.6mA^2$	WWW.	100Y.	0.4	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN 7, 8	$V_{CC} = 4.5V$ $I_{OL} = 3.2mA^2$	WW	N.100)	0.4	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 <sup>3</sup>	V <sub>CC</sub> = 4.5V I <sub>OH</sub> = -30μA	V <sub>CC</sub> – 0.7	W.10	NY.COM.	V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	V <sub>CC</sub> = 4.5V I <sub>OH</sub> = -3.2mA	V <sub>CC</sub> - 0.7		POY.COT	V
I <sub>IL</sub>	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4V	-1		-50	μA
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	V <sub>IN</sub> = 2.0V See note 4			-650	μA
ILI	Input leakage current, port 0	$0.45 < V_{\rm IN} < V_{\rm CC} - 0.3$			±10	μA
I <sub>CC</sub>	Power supply current (see Figure 21): Active mode (see Note 5) Idle mode (see Note 5)	See note 5	T.LM	W	WW.100X	.co <sup>1</sup>
	Power-down mode or clock stopped (see Figure 25 for conditions)	$T_{amb} = 0^{\circ}C \text{ to } 70^{\circ}C$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$	M.TW	3	50 75	μΑ μΑ
R <sub>RST</sub>	Internal reset pull-down resistor	WW.100 r.	40		225	kΩ
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except EA)	WT 1001.	M.T.Y		15	pF

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VoLs of ALE and ports 1 and 3. The noise is due 2. to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.

3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the V<sub>CC</sub>-0.7 specification when the address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its WW.100Y maximum value when VIN is approximately 2V.

- 5. See Figures 22 through 25 for I<sub>CC</sub> test conditions.
- $I_{CC(MAX)} = 0.9 \times FREQ. + 1.1mA$ Active mode: Idle mode:

 $I_{CC(MAX)} = 0.18 \times FREQ. +1.0mA$ ; See Figure 21.

6. This value applies to  $T_{amb} = 0^{\circ}C$  to +70°C. For  $T_{amb} = -40^{\circ}C$  to +85°C,  $I_{TL} = -750\mu$ A. 7.

Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF 8.

- Under steady state (non-transient) conditions, IOL must be externally limited as follows: 15mA (\*NOTE: This is 85°C specification.)
  - Maximum I<sub>OL</sub> per port pin: Maximum I<sub>OL</sub> per 8-bit port: 26mA Maximum total IOL for all outputs: 71mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA is 25pF).

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

# 80C51/87C51/80C31

## 80C51/87C51/80C31

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

# **AC ELECTRICAL CHARACTERISTICS**

 $T_{amb}$  = 0°C to +70°C or -40°C to +85°C,  $V_{CC}$  = +2.7V to +5.5V,  $V_{SS}$  = 0V<sup>1, 2, 3</sup>

1007.5	T.Mo	W 1001. ONL!	16MHz CLOCK		VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	
1/t <sub>CLCL</sub>	14	Oscillator frequency <sup>5</sup> Speed versions :S	NT.I	N	3.5	16	MHz
t <sub>LHLL</sub>	. 14	ALE pulse width	85		2t <sub>CLCL</sub> -40	M.TW	ns
t <sub>AVLL</sub>	14	Address valid to ALE low	22		t <sub>CLCL</sub> -40	WT	ns
t <sub>LLAX</sub>	14	Address hold after ALE low	32		t <sub>CLCL</sub> -30	V.COM. TY	ns
t <sub>LLIV</sub>	14	ALE low to valid instruction in	-01.1	150	W.IO	4t <sub>CLCL</sub> -100	ns
tLLPL	14	ALE low to PSEN low	32		t <sub>CLCL</sub> -30	Nor.	ns
t <sub>PLPH</sub>	14	PSEN pulse width	142	N	3t <sub>CLCL</sub> -45	00Y.CC	ns
t <sub>PLIV</sub>	14	PSEN low to valid instruction in	a COM.	82	WWW.	3t <sub>CLCL</sub> -105	ns
t <sub>PXIX</sub>	14	Input instruction hold after PSEN	0		0	.100 × CON	ns
t <sub>PXIZ</sub>	14	Input instruction float after PSEN	01.00	37	N. C.	t <sub>CLCL</sub> -25	ns
t <sub>AVIV</sub> <sup>4</sup>	14	Address to valid instruction in	001.Com	207	Ma	5t <sub>CLCL</sub> -105	ns
t <sub>PLAZ</sub>	14	PSEN low to address float	N.CO	10	VIII	10	ns
Data Memo	ory	OD CONTRACTOR	100 C(	DW1.7		WW.100 ST	OM.,
t <sub>RLRH</sub>	15, 16	RD pulse width	275	N.T	6t <sub>CLCL</sub> -100	.100 ×	ns
t <sub>WLWH</sub>	15, 16	WR pulse width	275		6t <sub>CLCL</sub> -100	1001	ns
RLDV	15, 16	RD low to valid data in	V.	147	W.	5t <sub>CLCL</sub> -165	ns
t <sub>RHDX</sub>	15, 16	Data hold after RD	0	COM	0	WW.L	ns
t <sub>RHDZ</sub>	15, 16	Data float after RD	100	65	V.1.4	2t <sub>CLCL</sub> -60	ns
LLDV	15, 16	ALE low to valid data in	100	350	WEIN	8t <sub>CLCL</sub> -150	ns
t <sub>AVDV</sub>	15, 16	Address to valid data in	NN N.	397	WTS	9t <sub>CLCL</sub> -165	ns
t <sub>LLWL</sub>	15, 16	ALE low to RD or WR low	137	239	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
t <sub>AVWL</sub>	15, 16	Address valid to WR low or RD low	122	100 2.	4t <sub>CLCL</sub> -130	N Kro	ns
t <sub>QVWX</sub>	15, 16	Data valid to WR transition	13	100%	t <sub>CLCL</sub> -50	Sec. 1	ns
t <sub>WHQX</sub>	15, 16	Data hold after WR	13	1005	t <sub>CLCL</sub> -50	Mar	ns
t <sub>QVWH</sub>	16	Data valid to WR high	287	N.100	7t <sub>CLCL</sub> -150	WW	ns
t <sub>RLAZ</sub>	15, 16	RD low to address float		0	COM.	0	ns
t <sub>WHLH</sub>	15, 16	RD or WR high to ALE high	23	103	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns
External C	lock	WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	N		NOY.CONT	N N	
t <sub>CHCX</sub>	18	High time	20	MM.	20	t <sub>CLCL</sub> -t <sub>CLCX</sub>	ns
t <sub>CLCX</sub>	18	Low time	20	WW	20	tCLCL-tCHCX	ns
t <sub>CLCH</sub>	18	Rise time	4	20	1.100	20	ns
t <sub>CHCL</sub>	18	Fall time	1	20	100Y.C.	20	ns
Shift Regis	ter	WWW.MY.COMP.	Wn	NN	M		
t <sub>XLXL</sub>	17	Serial port clock cycle time	750		12t <sub>CLCL</sub>		ns
t <sub>QVXH</sub>	17	Output data setup to clock rising edge	492		10t <sub>CLCL</sub> -133		ns
t <sub>XHQX</sub>	17	Output data hold after clock rising edge	8		2t <sub>CLCL</sub> -117		ns
t <sub>XHDX</sub>	17	Input data hold after clock rising edge	0		0		ns
t <sub>XHDV</sub>	17	Clock rising edge to input data valid		492		10t <sub>CLCL</sub> -133	ns
	•						•

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 8XC51 and 80C31 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

<sup>4.</sup> See application note AN457 for external memory interface.

<sup>5.</sup> Parts are guaranteed to operate down to 0Hz.

# 80C51/87C51/80C31

料 886-3-5753170 特 肑 胆 7

AC ELECTRICAL CHARACTERISTICS  $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V^{1, 2, 3}$ 

生特力电子(上海)	86 - 21 - 54151736
生特力电子(深圳)	86-755-8329878
Http://www.	100y. com. tw

	OM.TW	WWW.100X.COM.T		VARIABLE CLOCK <sup>4</sup> 16MHz to f <sub>max</sub>			
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	דואט
tLHLL1002	14	ALE pulse width	2t <sub>CLCL</sub> -40	W.IV	21		ns
tAVLL	14	Address valid to ALE low	t <sub>CLCL</sub> -25	100	5	C.L.	ns
t <sub>LLAX</sub>	(14)	Address hold after ALE low	t <sub>CLCL</sub> -25	WW	Y.Co	WTN	ns
t <sub>LLIV</sub>	14	ALE low to valid instruction in	N	4t <sub>CLCL</sub> -65	V.CO	55	ns
t <sub>LLPL</sub>	14	ALE low to PSEN low	t <sub>CLCL</sub> -25	.W.	5	$0_{N^{*}}$	ns
t <sub>PLPH</sub>	14	PSEN pulse width	3t <sub>CLCL</sub> -45	N. C.	45	M.I	ns
PLIV	14	PSEN low to valid instruction in	WT	3t <sub>CLCL</sub> -60	1007.	30	ns
t <sub>PXIX</sub>	14	Input instruction hold after PSEN	0	WWW	0	COm	ns
t <sub>PXIZ</sub>	14	Input instruction float after PSEN	COM.1	t <sub>CLCL</sub> –25	N.100	5	ns
t <sub>AVIV</sub>	14	Address to valid instruction in	M.T.W	5t <sub>CLCL</sub> –80	-NI 100	70	ns
t <sub>PLAZ</sub>	14	PSEN low to address float	NT.COM	10	10	10	ns
Data Memor	y 1.	COM'T	COMP.		WW.L	N.C	)Nr.
t <sub>RLRH</sub>	15, 16	RD pulse width	6t <sub>CLCL</sub> -100		82	00 -	ns
t <sub>WLWH</sub>	15, 16	WR pulse width	6t <sub>CLCL</sub> -100	N I	82	1001.	ns
t <sub>RLDV</sub>	15, 16	RD low to valid data in		5t <sub>CLCL</sub> -90	NNN.	60	ns
RHDX	15, 16	Data hold after RD	0.00		0	1.10	ns
RHDZ	15, 16	Data float after RD	N 1001. 001	2t <sub>CLCL</sub> -28		32	ns
LLDV	15, 16	ALE low to valid data in	1001.00	8t <sub>CLCL</sub> -150	N.	90	ns
AVDV	15, 16	Address to valid data in	NN. CO	9t <sub>CLCL</sub> -165	W	105	ns
LLWL	15, 16	ALE low to RD or WR low	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	40	140	ns
AVWL	15, 16	Address valid to WR low or RD low	4t <sub>CLCL</sub> -75	MI	45	.W.	ns
<sup>t</sup> qvwx	15, 16	Data valid to WR transition	t <sub>CLCL</sub> -30	WILL	0		ns
<sup>t</sup> whqx	15, 16	Data hold after WR	t <sub>CLCL</sub> -25	COM W	5	NNN.	ns
<sup>t</sup> qvwh	16	Data valid to WR high	7t <sub>CLCL</sub> -130	CON.	80		ns
t <sub>RLAZ</sub>	15, 16	RD low to address float	W 100	0		0	ns
t <sub>WHLH</sub>	15, 16	RD or WR high to ALE high	t <sub>CLCL</sub> -25	t <sub>CLCL</sub> +25	5	55	ns
External Clo	ock	CONT.	WWW.2	N.COM	W	W	YA.
tснсх	18	High time	0.38t <sub>CLCL</sub>	t <sub>CLCL</sub> -t <sub>CLCX</sub>			ns
t <sub>CLCX</sub>	18	Low time	0.38t <sub>CLCL</sub>	tCLCL-tCHCX	2.1		ns
t <sub>CLCH</sub>	18	Rise time	WW	5	WT .		ns
t <sub>CHCL</sub>	18	Fall time	WW	5 00	W.		ns
Shift Regist	er	W.100 COM.I.		W.100 - CC	W.		
XLXL	17	Serial port clock cycle time	12t <sub>CLCL</sub>	- N 100 Y.C	360		ns
<sup>t</sup> qvxh	17	Output data setup to clock rising edge	10t <sub>CLCL</sub> -133	1 44-	167		ns
t <sub>XHQX</sub>	17	Output data hold after clock rising edge	2t <sub>CLCL</sub> -80				ns
t <sub>XHDX</sub>	17	Input data hold after clock rising edge	0		0		ns
t <sub>XHDV</sub>	17	Clock rising edge to input data valid		10t <sub>CLCL</sub> -133		167	ns

1. Parameters are valid over operating temperature range unless otherwise specified.

Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF. 2.

Interfacing the 8XC51 and 80C31 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to 3. Port 0 drivers.

Variable clock is specified for oscillator frequencies greater than 16MHz to 33MHz. For frequencies equal or less than 16MHz, see 16MHz 4. "AC Electrical Characteristics", page 23.

5. Parts are guaranteed to operate down to 0Hz.

80C51/87C51/80C31

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw


### 80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

### **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE

- P PSEN
- Q Output data
- R RD signal t – Time
- V Valid
- W- WR signal
- X No longer a valid logic level
- Z Float






Figure 14. External Program Memory Read Cycle




Figure 15. External Data Memory Read Cycle

80C51/87C51/80C31




Figure 16. External Data Memory Write Cycle




Figure 17. Shift Register Mode Timing





Figure 18. External Clock Drive

WW.100Y.C

### 80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

WWW.100Y.COM


# 80C51/87C51/80C31



\$0008

Figure 21. I<sub>CC</sub> vs. FREQ Valid only within frequency specifications of the device under test

# 80C51/87C51/80C31



All other pins are disconnected.  $V_{CC} = 2V$  to 5.5V



#### EPROM CHARACTERISTICS

All these devices can be programmed by using a modified Improved Quick-Pulse Programming<sup>™</sup> algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 8 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 26 and 27. Figure 28 shows the circuit configuration for normal program memory verification.

#### **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 26. Note that the device is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 26. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 8 are held at the 'Program Code Data' levels indicated in Table 8. The ALE/PROG is pulsed low 5 times as shown in Figure 27.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the  $\overline{EA}/V_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The  $V_{PP}$  source should be well regulated and free of glitches and overshoot.

#### **Program Verification**

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 28. The other pins are held at the 'Verify Code Data' levels indicated in Table 8. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

# 80C51/87C51/80C31

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### **Reading the Signature Bytes**

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are: (030H) = 15H indicates manufactured by Philips (031H) = 92H indicates 87C51

#### **Program/Verify Algorithms**

Any algorithm in agreement with the conditions listed in Table 8, and which satisfies the timing specifications, is suitable.

### **Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of 12,000 $\mu$ W/cm<sup>2</sup> rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

#### **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 9) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

#### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

<sup>™</sup>Trademark phrase of Intel Corporation.

# 80C51/87C51/80C31

Table 8.	EPROM	Programming	Modes
----------	-------	-------------	-------

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read signature	1	0		1	0	0	0	0
Program code data	1	0	00*	V <sub>PP</sub>	1	0	1	1
Verify code data	1	0	- c01.1.1	1	0	0	0 1	1
Pgm encryption table	1	0.0	0*	V <sub>PP</sub>	1	0	011	0
Pgm security bit 1		0	0*	V <sub>PP</sub>	1	N.1901.	oll.T	1
Pgm security bit 2	1	0	0*	V <sub>PP</sub>	1	1001	0	0
Pgm security bit 3	1	0	0*	V <sub>PP</sub>	0	1.00	0	1

#### NOTES:

'0' = Valid low for that pin, '1' = valid high for that pin.

2. V<sub>PP</sub> = 12.75V ±0.25V.

3.  $V_{CC} = 5V \pm 10\%$  during programming and verification.

ALE/PROG receives 5 programming pulses for code data (also for user array; 5 pulses for encryption or security bits) while V<sub>PP</sub> is held at 12.75V. Each programming pulse is low for 100µs (±10µs) and high for a minimum of 10µs.

### Table 9. Program Security Bits for EPROM Devices

	SB1	SB2	SB3	PROTECTION DESCRIPTION
1	U	Ŭ	OVUC	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	P	U	00Ŭ.	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPRON is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
Δ	Р	P	Р	Same as 3, external execution is disabled. Internal data RAM is not accessible.

#### NOTES:

WWW.100Y.COM 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.T Http://www. 100y. com. tw

80C51/87C51/80C31




Figure 26. Programming Configuration




Figure 27. PROG Waveform




Figure 28. Program Verification


80C51/87C51/80C31

### EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

SYMBOL	M.TN WY	PARAMETER	MIN	MAX	UNIT
V <sub>PP</sub>	Programming supply voltage	NI 100X. ONLIW W	12.5	13.0	V
IPP	Programming supply current	WILLOY.CONLTW V	N 100X.	50 <sup>1</sup>	mA
1/t <sub>CLCL</sub>	Oscillator frequency	WWWW. 100Y.CO.T.	4	6	MHz
t <sub>AVGL</sub>	Address setup to PROG low	WWW.P. COM. TW	48t <sub>CLCL</sub>	N.COMIT	N
t <sub>GHAX</sub>	Address hold after PROG	MWW.IN COM.	48t <sub>CLCL</sub>	N.COM.	W
t <sub>DVGL</sub>	Data setup to PROG low	CONT.	48t <sub>CLCL</sub>	CONT.	and a
tGHDX	Data hold after PROG	W.100 COM.1	48t <sub>CLCL</sub>	COM	
t <sub>EHSH</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	WWW. 100Y. CON.TW	48t <sub>CLCL</sub>	1001.001	C.L.
t <sub>SHGL</sub>	V <sub>PP</sub> setup to PROG low	WW TI 100Y.COM.TW	10	1.100%.	μs
tGHSL	V <sub>PP</sub> hold after PROG	WWWWWWWWWWWWWWW	10	AL 100Y.CC	μs
t <sub>GLGH</sub>	PROG width	WWW. CON. TV	90	110	μs
t <sub>AVQV</sub>	Address to data valid	NWW.LUTCON.	N IN	48t <sub>CLCL</sub>	Our
t <sub>ELQZ</sub>	ENABLE low to data valid	TIMN. In CONT.	it la	48t <sub>CLCL</sub>	COM
t <sub>EHQZ</sub>	Data float after ENABLE	NW.100 COM.	0	48t <sub>CLCL</sub>	
t <sub>GHGL</sub>	PROG high to PROG low	TW W 1002. ON	10	100	μs

NOTE:





#### NOTES:

FOR PROGRAMMING CONFIGURATION SEE FIGURE 26. FOR VERIFICATION CONDITIONS SEE FIGURE 28.

SEE TABLE 8. \*\*

Figure 29. EPROM Programming and Verification

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# 80C51/87C51/80C31

### MASK ROM DEVICES

### **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes

from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

### Table 10. Program Security Bits

PROGRAM LOCK BITS <sup>1, 2</sup>		BITS <sup>1, 2</sup>	TW W.100 T. COM. I WW.100 T COM. I
MM	SB1	SB2	PROTECTION DESCRIPTION
1	U.10	U.U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	P.1	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.

NOTES:

1. P - programmed. U - unprogrammed.

Any other combination of the security bits is not defined.

### ROM CODE SUBMISSION

When submitting ROM code for the 80C51, the following must be specified: 1. 4k byte user ROM data

- 2. 64 byte ROM encryption key
- 3.

ROM security bits.			
ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 0FFFH	DATA	7:0	User ROM Data
1000H to 103FH	KEY	7:0	ROM Encryption Key
1040H	SEC	0	ROM Security Bit 1
1040H	SEC	1-TUNNAL OF COMP	ROM Security Bit 2

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.


NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	Enabled	Disabled
Security Bit #2:	□ Enabled	□ Disabled
Encryption:	🗆 No	□ Yes If Yes, must send key file.

80C51/87C51/80C31




scale

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	col	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e1	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE
SOT129-1	051G08	MO-015AJ			<del>-92-11-17</del> 95-01-14



UNIT	А	A <sub>1</sub> min.	Α3	A <sub>4</sub> max.	bp	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>D</sub>	eE	HD	HE	k	k <sub>1</sub> max.	Lp	¢	w	y	Z <sub>D</sub> <sup>(1)</sup> max.	Z <sub>E</sub> <sup>(1)</sup> max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66		16.66 16.51	1.27	16.00 14.99				1.22 1.07	0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45 <sup>0</sup>
inches	0.180 0.165	0.020	0.01	0.12	0.021 0.013	0.032 0.026		0.656 0.650	0.05				0.695 0.685			0.057 0.040	0.007	0.007	0.004	0.085	0.085	40


### Note

**Philips Semiconductors** 

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFEF	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT187-2	112E10	MO-047AC			<del>-95-02-25</del> 97-12-16

# 80C51/87C51/80C31



1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT307-2					<del>-95-02-04</del> 97-08-01
SO1307-2					97-08-01

80C51/87C51/80C31

### 80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33 MHz)

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WW.100Y.COM.

### Data sheet status

Data sheet status	Product status	Definition <sup>[1]</sup>
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Let's make things better.



