

**300V, 64-Channel Serial to Parallel Converter
 with High Voltage Push-Pull Outputs**

Ordering Information

Device	Recommended Operating V _{PP} Max*	Package Options	
		80-Lead Plastic Gullwing	Die
HV507	300V	HV507PG	HV507X

* Please consult factory for higher voltage operation.

Features

- HVC MOS® technology
- Operating output voltage of 300V
- Low power level shifting from 5V to 300V
- Shift register speed 8MHz @ V_{CC} = 5V
- 64 latched data outputs
- Output polarity and blanking
- CMOS compatible inputs
- Forward and reverse shifting options

General Description

The HV507 is a low voltage serial to high voltage parallel converter with 64 high voltage push-pull outputs. This device has been designed for use as a printer driver for electrostatic applications. It can also be used in any application requiring multiple high voltage outputs, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded, D_{OB} is Data In and D_{OA} is Data Out; data is shifted from HV_{OUT}64 to HV_{OUT}1. When DIR is at logic high, D_{OB} is Data In and D_{OA} is Data Out; data is then shifted from HV_{OUT}1 to HV_{OUT}64. Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the LE, BL, or the POL inputs. Transfer of data from the shift register to the latch occurs when the LE is high. The data in the latch is stored during LE transition from high to low.

Absolute Maximum Ratings¹

Supply voltage, V _{DD}	-0.5V to +6V
Supply voltage, V _{PP}	V _{DD} to 320V
Logic input levels	-0.5V to V _{DD} +0.5V
Ground current ²	0.5A

Electrical Characteristics (for V_{DD} = 5V, V_{PP} = 300V, T_A = 25°C)

DC Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
I _{DD}	V _{DD} supply current			15	mA	f _{CLK} = 8MHz, f _{DATA} = 4MHz LE = LOW
I _{DDQ}	Quiescent V _{DD} supply current			200	µA	All V _{IN} = 0V or V _{DD}
I _{PP}	High voltage supply current			0.50	mA	V _{PP} = 300V All outputs high
				0.50	mA	V _{PP} = 300V All outputs low
I _{IH}	High-level logic input current			10	µA	V _{IH} = V _{DD}
I _{IL}	Low-level logic input current			-10	µA	V _{IL} = 0V
V _{OH}	High-level output	HV _{OUT}	265		V	V _{PP} = 300V, IHV _{OUT} = -1mA
		Data out	V _{DD} -1V		V	ID _{OUT} = -100µA
V _{OL}	Low-level output	HV _{OUT}		35	V	V _{DD} = 5V, IHV _{OUT} = 1mA
		Data out		1.0	V	ID _{OUT} = 100µA
V _{OC}	HV _{OUT} clamp voltage			V _{PP} +1.5	V	I _{OC} = 1mA
				-30	V	I _{OC} = -1mA

AC Characteristics¹ (For V_{DD} = 5V, V_{PP} = 300V, T_A = 25°C)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
f _{CLK}	Clock frequency			8	MHz	
t _W	Clock width high and low	62			ns	
t _{SU}	Data setup time before clock rises	35			ns	
t _H	Data hold time after clock rises	30			ns	
t _{WLE}	Width of latch enable pulse	80			ns	
t _{DLE}	LE delay time after rising edge of clock	35			ns	
t _{SLE}	LE setup time before rising edge of clock	40			ns	
t _{ON} , t _{OFF}	Time from latch enable to HV _{OUT}			4	µs	C _L = 20pF
t _{DHL}	Delay time clock to data out high to low			125	ns	C _L = 20pF
t _{DLH}	Delay time clock to data out low to high			125	ns	C _L = 20pF
t _r , t _f	All logic inputs			5	ns	

Note:

1. Shift register speed can be as low as DC as long as Data Set-up and Hold Time meet the spec.

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V _{DD}	Logic supply voltage	4.5	5.0	5.5	V
V _{PP}	High voltage supply	60		300	V
V _{IH}	High-level input voltage	V _{DD} -0.9		V _{DD}	V
V _{IL}	Low-level input voltage	0		0.9	V
T _A	Operating free-air temperature	0		+70	°C

Notes:

Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.

4. Apply V_{PP}.
5. The V_{PP} should not drop below V_{DD} or float during operation.

Power-down sequence should be the reverse of the above.

Function Table

Function	Inputs						Outputs		
	Data	CLK	LE	BL	POL	DIR	Shift Reg 1 2...64	HV Outputs 1 2...64	Data Out
All on	X	X	X	L	L	X	* *...*	H H...H	*
All off	X	X	X	L	H	X	* *...*	L L...L	*
Invert mode	X	X	L	H	L	X	* *...*	\overline{H} \overline{H} ... \overline{H}	*
Load S/R	H or L	↑	L	H	H	X	H or L *...*	* *...*	*
Store data in latches	X	X	↓	H	H	X	* *...*	* *...*	*
	X	X	↓	H	L	X	* *...*	\overline{H} \overline{H} ... \overline{H}	*
Transparent latch mode	L	↑	H	H	H	X	L *...*	L *...*	*
	H	↑	H	H	H	X	H *...*	H *...*	*
I/O relation	D _{IOA}	↑	X	X	X	L	Q _n → Q _{n+1}	—	D _{IOB}
	D _{IOB}	↑	X	X	X	H	Q _n → Q _{n+1}	—	D _{IOA}


Notes:
H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition, ↓ = high-to-low transition.
* = dependent on previous stage's state before the last CLK or last LE high.

Pin Configurations

HV507
80 Pin Gullwing Package

Pin	Function	Pin	Function
1	HV _{OUT} 41	41	HV _{OUT} 1
2	HV _{OUT} 42	42	HV _{OUT} 2
3	HV _{OUT} 43	43	HV _{OUT} 3
4	HV _{OUT} 44	44	HV _{OUT} 4
5	HV _{OUT} 45	45	HV _{OUT} 5
6	HV _{OUT} 46	46	HV _{OUT} 6
7	HV _{OUT} 47	47	HV _{OUT} 7
8	HV _{OUT} 48	48	HV _{OUT} 8
9	HV _{OUT} 49	49	HV _{OUT} 9
10	HV _{OUT} 50	50	HV _{OUT} 10
11	HV _{OUT} 51	51	HV _{OUT} 11
12	HV _{OUT} 52	52	HV _{OUT} 12
13	HV _{OUT} 53	53	HV _{OUT} 13
14	HV _{OUT} 54	54	HV _{OUT} 14
15	HV _{OUT} 55	55	HV _{OUT} 15
16	HV _{OUT} 56	56	HV _{OUT} 16
17	HV _{OUT} 57	57	HV _{OUT} 17
18	HV _{OUT} 58	58	HV _{OUT} 18
19	HV _{OUT} 59	59	HV _{OUT} 19
20	HV _{OUT} 60	60	HV _{OUT} 20
21	HV _{OUT} 61	61	HV _{OUT} 21
22	HV _{OUT} 62	62	HV _{OUT} 22
23	HV _{OUT} 63	63	HV _{OUT} 23
24	HV _{OUT} 64	64	HV _{OUT} 24
25	V _{PP}	65	HV _{OUT} 25
26	D _{IOA}	66	HV _{OUT} 26
27	N/C	67	HV _{OUT} 27
28	N/C	68	HV _{OUT} 28
29	BL	69	HV _{OUT} 29
30	POL	70	HV _{OUT} 30
31	V _{DD}	71	HV _{OUT} 31
32	DIR	72	HV _{OUT} 32
33	GND	73	HV _{OUT} 33
34	HVGND	74	HV _{OUT} 34
35	N/C	75	HV _{OUT} 35
36	N/C	76	HV _{OUT} 36
37	CLK	77	HV _{OUT} 37
38	LE	78	HV _{OUT} 38
39	D _{IOB}	79	HV _{OUT} 39
40	V _{PP}	80	HV _{OUT} 40

Package Outline



top view
80-pin Gullwing Package