

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

# LC<sup>2</sup>MOS Quad 8-Bit D/A Converter

AD7226

**FEATURES** 

Four 8-Bit DACs with Output Amplifiers Skinny 20-Pin DIP, SOIC and 20-Terminal Surface Mount Packages Microprocessor Compatible TTL/CMOS Compatible No User Trims **Extended Temperature Range Operation** Single Supply Operation Possible

**APPLICATIONS Process Control Automatic Test Equipment Automatic Calibration of Large System Parameters** e.g., Gain/Offset

### GENERAL DESCRIPTION

The AD7226 contains four 8-bit voltage-output digital-toanalog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.


Separate on-chip latches are provided for each of the four D/A converters. Data is transferred into one of these data latches through a common 8-bit TTL/CMOS (5 V) compatible input port. Control inputs A0 and A1 determine which DAC is loaded when WR goes low. The control logic is speed-compatible with most 8-bit microprocessors.

Each D/A converter includes an output buffer amplifier capable of driving up to 5 mA of output current. The amplifiers' offsets are laser-trimmed during manufacture, thereby eliminating any requirement for offset nulling.

Specified performance is guaranteed for input reference voltages from +2 V to +12.5 V with dual supplies. The part is also specified for single supply operation at a reference of +10 V.

The AD7226 is fabricated in an all ion-implanted high speed Linear Compatible CMOS (LC<sup>2</sup>MOS) process which has been specifically developed to allow high speed digital logic circuits and precision analog circuits to be integrated on the same chip.

### FUNCTIONAL BLOCK DIAGRAM



### **PRODUCT HIGHLIGHTS**

- 1. DAC-to-DAC Matching Since all four DACs are fabricated on the same chip at the same time, precise matching and tracking between the DACs is inherent.
- 2. Single Supply Operation The voltage mode configuration of the DACs allows the AD7226 to be operated from a single power supply rail.
- 3. Microprocessor Compatibility The AD7226 has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered.

### 4. Small Size

Combining four DACs and four op amps plus interface logic into a 20-pin DIP or SOIC or a 20-terminal surface mount package allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all the analog inputs and outputs at one end of the package and all the digital inputs at the other.

### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# **AD7226-SPECIFICATIONS**

 $(V_{DD}=11.4~V~to~16.5~V,~V_{SS}=-5~V~\pm~10\%;~AGND=DGND=0~V;~V_{REF}=+2~V~to~(V_{DD}-4~V)^1~unless~otherwise~noted.$  All specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.) **DUAL SUPPLY** 

Parameter	K, B, T Versions <sup>2</sup>	Units	Conditions/Comments	
STATIC PERFORMANCE Resolution Total Unadjusted Error Relative Accuracy Differential Nonlinearity Full Scale Error Full Scale Temperature Coefficient Zero Code Error Zero Code Error Temperature Coefficient	8 ±2 ±1 ±1 ±1 1/2 ±20 ±30 ±50	Bits LSB max LSB max LSB max LSB max ppm/°C typ mV max µV/°C typ	$V_{DD} = +15 \text{ V} \pm 5\%, \ V_{REF} = +10 \text{ V}$ Guaranteed Monotonic $V_{DD} = 14 \text{ V to } 16.5 \text{ V}, \ V_{REF} = +10 \text{ V}$	
REFERENCE INPUT Voltage Range Input Resistance Input Capacitance <sup>3</sup>	2 to (V <sub>DD</sub> - 4) 2 65 300	V min to V max kΩ min pF min pF max	Occurs when each DAC is loaded with all 0s. Occurs when each DAC is loaded with all 1s.	
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Leakage Current Input Capacitance Input Coding	2.4 0.8 ±1 8 Binary	V min V max μA max pF max	$V_{IN} = 0 \text{ V or } V_{DD}$	
DYNAMIC PERFORMANCE Voltage Output Slew Rate <sup>4</sup> Voltage Output Settling Time <sup>4</sup> Positive Full Scale Change Negative Full Scale Change Digital Crosstalk Minimum Load Resistance	2.5 5 7 50 2	V/μs min μs max μs max nV secs typ kΩ min	$V_{REF}$ = +10 V; Settling Time to $\pm 1/2$ LSB $V_{REF}$ = +10 V; Settling Time to $\pm 1/2$ LSB $V_{OUT}$ = +10 V	
POWER SUPPLIES $V_{DD}$ Range $I_{DD}$ $I_{SS}$	11.4/16.5 13 11	V min/V max mA max mA max	For Specified Performance Outputs Unloaded; $V_{\rm IN} = V_{\rm INL}$ or $V_{\rm INH}$ Outputs Unloaded; $V_{\rm IN} = V_{\rm INL}$ or $V_{\rm INH}$	
SWITCHING CHARACTERISTICS <sup>4, 5</sup> Address to Write Setup Time, t <sub>AS</sub> @ 25°C  T <sub>MIN</sub> to T <sub>MAX</sub> Address to Write Hold Time, t <sub>AH</sub> @ 25°C  T <sub>MIN</sub> to T <sub>MAX</sub> Data Valid to Write Setup Time, t <sub>DS</sub> @ 25°C  T <sub>MIN</sub> to T <sub>MAX</sub> Data Valid to Write Hold Time, t <sub>DH</sub> @ 25°C  T <sub>MIN</sub> to T <sub>MAX</sub> Write Pulse Width, t <sub>WR</sub> @ 25°C  T <sub>MIN</sub> to T <sub>MAX</sub>	0 0 10 10 10 90 100 10 10 150 200	ns min ns min ns min ns min	勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw	

### NOTES

Specifications subject to change without notice.

-2-REV. A

<sup>&</sup>lt;sup>1</sup>Maximum possible reference voltage.

<sup>&</sup>lt;sup>2</sup>Temperature ranges are as follows:

K Version: -40°C to +85°C

B Version:  $-40^{\circ}$ C to  $+85^{\circ}$ C

T Version:  $-55^{\circ}$ C to  $+125^{\circ}$ C

 $<sup>^3\</sup>mbox{Guanteed}$  by design. Not production tested.

<sup>&</sup>lt;sup>4</sup>Sample Tested at 25°C to ensure compliance.

<sup>&</sup>lt;sup>5</sup>Switching Characteristics apply for single and dual supply operation.

# SINGLE SUPPLY $(V_{DD} = +15 \text{ V} \pm 5\%; V_{SS} = \text{AGND} = \text{DGND} = 0 \text{ V}; V_{REF} = +10 \text{ V}^1 \text{ unless otherwise noted.}$ All specifications $T_{MIN}$ to $T_{MAX}$ unless otherwise noted.)

Parameter	K, B, T Versions <sup>2</sup>	Units	Conditions/Comments	
STATIC PERFORMANCE Resolution Total Unadjusted Error Differential Nonlinearity	8 ±2 ±1	Bits LSB max LSB max	Guaranteed Monotonic	
REFERENCE INPUT Input Resistance Input Capacitance <sup>3</sup>	2 65 300	kΩ min pF min pF max	Occurs when each DAC is loaded with all 0s. Occurs when each DAC is loaded with all 1s.	
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Leakage Current Input Capacitance Input Coding	2.4 0.8 ±1 8 Binary	V min V max μA max pF max	$V_{IN} = 0 \text{ V or } V_{DD}$	
DYNAMIC PERFORMANCE Voltage Output Slew Rate <sup>4</sup> Voltage Output Settling Time <sup>4</sup> Positive Full Scale Change Negative Full Scale Change Digital Crosstalk Minimum Load Resistance	2 5 20 50 2	V/μs min μs max μs max nV secs typ kΩ min	Settling Time to $\pm 1/2$ LSB Settling Time to $\pm 1/2$ LSB $V_{OUT} = +10 \text{ V}$	
$\begin{array}{c c} \hline \text{POWER SUPPLIES} \\ V_{\text{DD}} \text{ Range} \\ I_{\text{DD}} \\ \hline \end{array} \qquad \begin{array}{c} 14.25/15.75 \\ 13 \\ \hline \end{array}$		V min/V max mA max	For Specified Performance Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$	

### NOTES

Specifications subject to change without notice.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Total Unadjusted Error	Package Option <sup>2</sup>
AD7226KN	-40°C to +85°C	±2 LSB	N-20
AD7226KP	-40°C to +85°C	±2 LSB	P-20A
AD7226KR	-40°C to +85°C	±2 LSB	R-20
AD7226BQ	-40°C to +85°C	±2 LSB	Q-20
AD7226TQ	-55°C to +125°C	±2 LSB	Q-20
AD7226TE	-55°C to +125°C	±2 LSB	E-20A

### NOTES

REV. A -3-

<sup>&</sup>lt;sup>1</sup>Maximum possible reference voltage.

<sup>&</sup>lt;sup>2</sup>Temperature ranges are as follows: K Version: -40°C to +85°C

B Version: -40°C to +85°C

T Version: -55°C to +125°C

<sup>&</sup>lt;sup>3</sup>Guanteed by design. Not production tested.

<sup>&</sup>lt;sup>4</sup>Sample Tested at 25°C to ensure compliance.

<sup>&</sup>lt;sup>5</sup>Switching Characteristics apply for single and dual supply operation.

<sup>&</sup>lt;sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for Military data sheet, for U.S. Standard Military Drawing (SMD), see DESC drawing #5962-87802.

<sup>&</sup>lt;sup>2</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP;

P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC.

### **ABSOLUTE MAXIMUM RATINGS\***

$V_{DD}$ to AGND	0.3 V, +17 V
$V_{DD}$ to DGND	
V <sub>SS</sub> to AGND	$-7$ V, $V_{DD}$
V <sub>SS</sub> to DGND	$\dots$ -7 V, $V_{DD}$
$V_{DD}$ to $V_{SS}$	0.3 V, +24 V
AGND to DGND	0.3 V, V <sub>DD</sub>
Digital Input Voltage to DGND0.3	$3 \text{ V}, \text{ V}_{\text{DD}} + 0.3 \text{ V}$
V <sub>REF</sub> to AGND	
$V_{OUT}$ to AGND <sup>1</sup>	$\ldots V_{SS}, V_{DD}$
Power Dissipation (Any Package) to +75°C	500 mW
Derates above 75°C by	2.0 mW/°C


Operating Temperature	
Commercial (K Version)	40°C to +85°C
Industrial (B Version)	$\dots$ -40°C to +85°C
Extended (T Version)	55°C to +125°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 10 secs	) +300°C

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7226 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





### **TERMINOLOGY**

### TOTAL UNADJUSTED ERROR

This is a comprehensive specification which includes full-scale error, relative accuracy and zero code error. Maximum output voltage is  $V_{\rm REF}$  – 1 LSB (ideal), where 1 LSB (ideal) is  $V_{\rm REF}/256$ . The LSB size will vary over the  $V_{\rm REF}$  range. Hence the zero code error will, relative to the LSB size, increase as  $V_{\rm REF}$  decreases. Accordingly, the total unadjusted error, which includes the zero code error, will also vary in terms of LSB's over the  $V_{\rm REF}$  range. As a result, total unadjusted error is specified for a fixed reference voltage of +10 V.

### RELATIVE ACCURACY

Relative Accuracy or endpoint nonlinearity, is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after allowing for zero and full-scale error and is normally expressed in LSB's or as a percentage of full-scale reading.

### DIFFERENTIAL NONLINEARITY

Differential Nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB max over the operating temperature range ensures monotonicity.

### **DIGITAL CROSSTALK**

The glitch impulse transferred to the output of one converter due to a change in the digital input code to another of the converters. It is specified in nV secs and is measured at  $V_{REF} = 0 \text{ V}$ .

### FULL SCALE ERROR

Full-Scale Error is defined as:

Measured Value - Zero Code Error - Ideal Value

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

maximum rating conditions for extended periods may affect device reliability.

Outputs may be shorted to AGND provided that the power dissipation of the package is not exceeded. Typically short circuit current to AGND is 60 mA.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

AD7226

# CIRCUIT INFORMATION D/A SECTION

The AD7226 contains four, identical, 8-bit, voltage mode digital-to-analog converters. The output voltages from the converters have the same polarity as the reference voltage allowing single supply operation. A novel DAC switch pair arrangement on the AD7226 allows a reference voltage range from +2~V to +12.5~V.

Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high speed NMOS, single-pole, double-throw switches. The simplified circuit diagram for one channel is shown in Figure 1. Note that  $V_{\rm REF}$  (Pin 4) and AGND (Pin 5) are common to all four DACs.




Figure 1. D/A Simplified Circuit Diagram

The input impedance at the  $V_{REF}$  pin of the AD7226 is the parallel combination of the four individual DAC reference input impedances. It is code dependent and can vary from 2  $k\Omega$  to infinity. The lowest input impedance (i.e., 2  $k\Omega$ ) occurs when all four DACs are loaded with the digital code 01010101. Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminals is also code dependent and typically varies from 100 pF to 250 pF.

Each  $V_{OUT}$  pin can be considered as a digitally programmable voltage source with an output voltage of:

 $V_{OUTX} = D_X V_{REF}$ 

where  $D_{\rm X}$  is fractional representation of the digital input code and can vary from 0 to 255/256.

The source impedance is the output resistance of the buffer amplifier.

### **OP AMP SECTION**

Each voltage-mode D/A converter output is buffered by a unity gain, noninverting CMOS amplifier. This buffer amplifier is capable of developing +10 V across a 2 k $\Omega$  load and can drive capacitive loads of 3300 pF. The output stage of this amplifier consists of a bipolar transistor from the  $V_{\rm DD}$  line and a current load to the  $V_{SS}$ , the negative supply for the output amplifiers. This output stage is shown in Figure 2.

The NPN transistor supplies the required output current drive (up to 5 mA). The current load consists of NMOS transistors which normally act as a constant current sink of 400  $\mu A$  to  $V_{SS}$ , giving each output a current sink capability of approximately 400  $\mu A$  if required.

The AD7226 can be operated single or dual supply resulting in different performance in some parameters from the output amplifiers.

In single supply operation ( $V_{SS} = 0 \text{ V} = AGND$ ), with the output approaching AGND (i.e., digital code approaching all 0s)




Figure 2. Amplifier Output Stage

the current load ceases to act as a current sink and begins to act as a resistive load of approximately 2  $k\Omega$  to AGND. This occurs as the NMOS transistors come out of saturation. This means that, in single supply operation, the sink capability of the amplifiers is reduced when the output voltage is at or near AGND. A typical plot of the variation of current sink capability with output voltage is shown in Figure 3.




Figure 3. Variation of  $I_{SINK}$  with  $V_{OUT}$ 

If the full sink capability is required with output voltages at or near AGND (=0 V), then  $V_{\rm SS}$  can be brought below 0 V by 5 V and thereby maintain the 400  $\mu A$  current sink as indicated in Figure 3. Biasing  $V_{\rm SS}$  below 0 V also gives additional headroom in the output amplifier which allows for better zero code error performance on each output. Also improved is the slew-rate and negative-going settling-time of the amplifiers (discussed later).

Each amplifier offset is laser trimmed during manufacture to eliminate any requirement for offset nulling.

### DIGITAL SECTION

The digital inputs of the AD7226 are both TTL and CMOS (5 V) compatible from  $V_{\rm DD}=+11.4$  V to +16.5 V. All logic inputs are static protected MOS gates with typical input currents of less than 1 nA. Internal input protection is achieved by an on-chip distributed diode from DGND to each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails ( $V_{\rm DD}$  and DGND) as practically possible.

### INTERFACE LOGIC INFORMATION

Address lines A0 and A1 select which DAC will accept data from the input port. Table I shows the selection table for the four DACs with Figure 4 showing the input control logic. When the  $\overline{WR}$  signal is LOW, the input latches of the selected DAC are transparent and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of  $\overline{WR}$ . While  $\overline{WR}$  is high the analog outputs remain at the value corresponding to the data held in their respective latches.

Table I. AD7226 Truth Table

AD72	26 Conti A1	rol Inputs A0	AD7226 Operation
Н	X	X	No Operation Device Not Selected
L	L	L	DAC A Transparent
₹	L	L	DAC A Latched
L	L	H	DAC B Transparent
₹	L	H 100	DAC B Latched
L	Н	L	DAC C Transparent
₹	Н	L	DAC C Latched
L	Н	H	DAC D Transparent
₹	Н	H	DAC D Latched

L = Low State, H = High State, X = Don't Care





Figure 4. Input Control Logic



- NOTES
  1. ALL INPUT SIGNAL RISE AND FALL TIMES
  MEASURED FROM 10% TO 90% of  $V_{\rm DD}$ .  $t_{\rm r}=t_{\rm f}=20{\rm ns}$  OVER  $V_{\rm DD}$  RANGE
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS

  VINH + VINL
  2
- 3. SELECTED INPUT LATCH IS TRANSPARENT WHILE  $\overline{\text{WR}}$  IS LOW, THUS INVALID DATA DURING THIS TIME CAN CAUSE SPURIOUS OUTPUTS.

Figure 5. Write Cycle Timing Diagram

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# **Typical Performance Characteristics**

 $(T_A = 25^{\circ}C, V_{DD} = +15 \text{ V}, V_{SS} = -5 \text{ V})$ 




Figure 6. Channel-to-Channel Matching




Figure 7. Relative Accuracy vs. V<sub>REF</sub>




Figure 8. Differential Nonlinearity vs.  $V_{RFF}$ 




Figure 9. Zero Code Error vs. Temperature

#### SPECIFICATION RANGES

In order for the DACs to operate to their specifications, the reference voltage must be at least 4 V below the  $V_{\rm DD}$  power supply voltage. This voltage differential is required for correct generation of bias voltages for the DAC switches.

The AD7226 is specified to operate over a  $V_{\rm DD}$  range from  $+12~V\pm~5\%$  to  $+15~V\pm~10\%$  (i.e., from +11.4~V to +16.5~V) with a  $V_{\rm SS}$  of  $-5~V\pm~10\%$ . Operation is also specified for a single  $+15~V\pm~5\%~V_{\rm DD}$  supply. Applying a  $V_{\rm SS}$  of -5~V results in improved zero code error, improved output sink capability with outputs near AGND and improved negative-going settling-time.

Performance is specified over a wide range of reference voltages from 2 V to ( $V_{\rm DD}$  – 4 V) with dual supplies. This allows a range of standard reference generators to be used such as the AD580, a +2.5 V bandgap reference and the AD584, a precision +10 V reference. Note that in order to achieve an output voltage range of 0 V to +10 V a nominal +15 V  $\pm$  5% power supply voltage is required by the AD7226.

### **SETTLING TIME**

The output stage of the buffer amplifiers consists of a bipolar NPN transistor from the  $V_{DD}$  line and a constant current load to  $V_{SS}.\ V_{SS}$  is the negative power supply for the output buffer amplifiers. As mentioned in the op amp section, in single supply operation the NMOS transistor will come out of saturation as the output voltage approaches AGND and will act as a resistive load of approximately 2 k $\Omega$  to AGND. As a result, the settling-time for negative-going signals approaching AGND in single supply operation will be longer than for dual supply operation where the current load of 400  $\mu A$  is maintained all the way down to AGND. Positive-going settling-time is not affected by  $V_{SS}.$ 

The settling-time for the AD7226 is limited by the slew-rate of the output buffer amplifiers. This can be seen from Figure 10 which shows the dynamic response for the AD7226 for a full scale change. Figures 11a and 11b show expanded settling-time photographs with the output waveforms derived from a differential input to an oscilloscope. Figure 11a shows the settling-time for a positive-going step and Figure 11b shows the settling-time for a negative-going output step.




Figure 10. Dynamic Response  $(V_{SS} = -5 V)$ 




Figure 11a. Positive-Step Settling-Time ( $V_{SS} = -5 V$ )




Figure 11b. Negative-Step Settling-Time ( $V_{SS} = -5 V$ )

### **GROUND MANAGEMENT**

AC or transient voltages between AGND and DGND can cause noise at the analog output. This is especially true in microprocessor systems where digital noise is prevalent. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7226. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7226 AGND and DGND pins (IN914 or equivalent).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

REV. A -7-

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### **Unipolar Output Operation**

This is the basic mode of operation for each channel of the AD7226, with the output voltage having the same positive polarity as +V\_{REF}. The AD7226 can be operated single supply (V\_{SS} = AGND) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative V\_{SS}). The code table for unipolar output operation is shown in Table II. Note that the voltage at  $V_{REF}$  must never be negative with respect to DGND in order to prevent parasitic transistor turn-on. Connections for the unipolar output operation are shown in Figure 12.




Figure 12. AD7226 Unipolar Output Circuit

Table II. Unipolar Code Table

DAC La	DAC Latch Contents			
MSB	LSB	Analog Output		
1111	1111	$+V_{REF} \left(rac{255}{256} ight)$		
1000	0 0 0 1	$+V_{REF} \left(rac{129}{256} ight)$		
1000	0000	$+V_{REF}\left(\frac{128}{256}\right) = +\frac{V_{REF}}{2}$		
0111	1111	$+V_{REF}\left(rac{127}{256} ight)$		
0000	0 0 0 1	$+V_{REF} \left(rac{1}{256} ight)$		
0000	0000	0 V		

Note: 1 
$$LSB = (V_{REF})(2^{-8}) = V_{REF}(\frac{1}{256})$$

### **Bipolar Output Operation**

Each of the DACs of the AD7226 can be individually configured to provide bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 13 shows a circuit used to implement offset binary coding (bipolar

operation) with DAC A of the AD7226. In this case

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) \cdot \left(D_A V_{REF}\right) - \left(\frac{R2}{R1}\right) \cdot \left(V_{REF}\right)$$

With R1 = R2

$$V_{OUT} = (2 D_A - 1) \cdot V_{REF}$$

where  $D_A$  is a fractional representation of the digital word in latch  $\Delta$ 

Mismatch between R1 and R2 causes gain and offset errors and therefore these resistors must match and track over temperature. Once again the AD7226 can be operated in single supply or from positive/negative supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 13 with R1 = R2.




Figure 13. AD7226 Bipolar Output Circuit

Table III. Bipolar (Offset Binary) Code Table

DAC La MSB	tch Contents LSB	Analog Output
1111	1111	$+V_{REF}\!\!\left(rac{127}{128} ight)$
1000	0001	$+V_{REF} \left(rac{1}{128} ight)$
1000	0000	0 V
0111	11110 V.C	$-V_{REF} \left(rac{1}{128} ight)$
0000	0001	$-V_{REF}\!\!\left(\!rac{127}{128} ight)$
0000	0000	$-V_{REF}\bigg(\frac{128}{128}\bigg) = -V_{REF}$
V	74	

### **AGND BIAS**

The AD7226 AGND pin can be biased above system GND (AD7226 DGND) to provide an offset "zero" analog output voltage level. Figure 14 shows a circuit configuration to achieve this for channel A of the AD7226. The output voltage,  $V_{\rm OUTA}$ , can be expressed as:

$$V_{OUTA} = V_{BIAS} + D_A (V_{IN})$$

where  $D_A$  is a fractional representation of the digital input word  $(0 \le D \le 255/256)$ .




Figure 14. AGND Bias Circuit

For a given  $V_{\rm IN}$ , increasing AGND above system GND will reduce the effective  $V_{\rm DD}$ – $V_{\rm REF}$  which must be at least 4 V to ensure specified operation. Note that because the AGND pin is common to all four DACs, this method biases up the output voltages of all the DACs in the AD7226. Note that  $V_{\rm DD}$  and  $V_{\rm SS}$  of the AD7226 should be referenced to DGND.

### **3-PHASE SINE WAVE**

The circuit of Figure 15 shows an application of the AD7226 in the generation of 3-phase sine waves which can be used to control small 3-phase motors. The proper codes for synthesizing a full sine wave are stored in EPROM, with the required phase-shift of 120° between the three D/A converter outputs being generated in software.

Data is loaded into the three D/A converters from the sine EPROM via the microprocessor or control logic. Three loops are generated in software with each D/A converter being loaded from a separate loop. The loops run through the look-up table producing successive triads of sinusoidal values with 120° separation which are loaded to the D/A converters producing 3 sine wave voltages 120° apart. A complete sine wave cycle is generated by stepping through the full look-up table. If a 256-element sine wave table is used then the resolution of the circuit will be  $1.4^{\circ}\ (360^{\circ}/256)$ . Figure 17 shows typical resulting waveforms. The sine waves can be smoothed by filtering the D/A converter outputs.

The fourth D/A converter of the AD7226, DAC D, may be used in a feedback configuration to provide a programmable reference voltage for itself and the other three converters. This configuration is shown in Figure 15. The relationship of  $V_{\rm REF}$  to  $V_{\rm IN}$  is dependent upon digital code and upon the ratio of  $R_{\rm F}$  to R and is given by the formula

$$V_{REF} = \frac{(1+G)}{(1+G.D_D)} \cdot V_{IN}$$

where  $G = R_F/R$ 

and  $D_D$  is a fractional representation of the digital word in latch D.

Alternatively, for a given  $V_{\rm IN}$  and resistance ratio, the required value of  $D_{\rm D}$  for a given value of  $V_{\rm REF}$  can be determined from the expression

$$D_D = (1 + R/R_F) \cdot \frac{V_{IN}}{V_{REF}} - \frac{R}{R_F}$$

Figure 16 shows typical plots of  $V_{REF}$  versus digital code for three different values of  $R_F$ . With  $V_{IN} = +2.5$  V and  $R_F = 3$  R the peak-to-peak sine wave voltage from the converter outputs will vary between +2.5 V and +10 V over the digital input code range of 0 to 255.




Figure 16. Variation of V<sub>REF</sub> with Feedback Configuration




Figure 17. 3-Phase Sine Wave Output




Figure 15. 3-Phase Sine Wave Generation Circuit

STAIRCASE WINDOW COMPARATOR

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

In many test systems, it is important to be able to determine whether some parameter lies within defined limits. The staircase window comparator of Figure 18a is a circuit which can be used, for example, to measure the  $V_{OH}$  and  $V_{OL}$  thresholds of a TTL device under test. Upper and lower limits on both  $V_{OH}$  and  $V_{OL}$  can be programmably set using the AD7226. Each adjacent pair of comparators forms a window of programmable size. If  $V_{TEST}$  lies within a window then the output for that window will be high. With a reference of +2.56 V applied to the  $V_{REF}$  input, the minimum window size is 10 mV.




Figure 18a. Logic Level Measurement



Figure 18b. Window Structure

The circuit can easily be adapted to allow for overlapping of windows as shown in Figure 19a. If the three outputs from this circuit are decoded then five different nonoverlapping programmable windows can again be defined.




Figure 19a. Overlapping Windows




Figure 19b. Window Structure




Figure 20. Varying Reference Signal

### VARYING REFERENCE SIGNAL

In some applications, it may be desirable to have a varying signal applied to the reference input of the AD7226. The AD7226 has multiplying capability within upper and lower limits of reference voltage when operated with dual supplies. The upper and lower limits are those required by the AD7226 to achieve its linearity specification. Figure 20 shows a sine wave signal applied to the reference input of the AD7226. For input signal frequencies up to 50 kHz the output distortion typically remains less than 0.1%. Typical 3 dB bandwidth figure is 700 kHz.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## AD7226

### **OFFSET ADJUST**

Figure 21 shows how the AD7226 can be used to provide programmable input offset voltage adjustment for the AD544 op amp. Each output of the AD7226 can be used to trim the input offset voltage on one AD544. The 620 k $\Omega$  resistor tied to +10 V provides a fixed bias current to one offset node. For symmetrical adjustment, this bias current should equal the current in the other offset node with the half-full scale code (i.e., 10000000) on the DAC. Changing the code on the DAC varies the bias current and hence provides offset adjust for the AD544. For example, the input offset voltage on the AD544J, which has a maximum of  $\pm 2$  mV, can be programmably trimmed to  $\pm 10$   $\mu$ V.




Figure 21. Offset Adjust for AD544

## Microprocessor Interface




Figure 22. AD7226 to 8085A Interface

EINEAR CIRCUITAT OMITTED FOR CEAR




Figure 24. AD7226 to 6502 Interface




Figure 23. AD7226 to 6809 Interface




Figure 25. AD7226 to Z-80 Interface


REV. A -11-

### **OUTLINE DIMENSIONS**


Dimensions shown in inches and (mm).




### 20-Pin Plastic (N-20)




### 20-Pin Cerdip (Q-20)



### 20-Pin SOIC (R-20)



### 20-Terminal Plastic Leaded Chip Carrier (P-20A)



### 20-Terminal Leadless Ceramic Chip Carrier (E-20A)

