ANALOG DEVICES

LC²MOS µP-Compatible 14-Bit DAC

AD7538

FEATURES

All Grades 14-Bit Monotonic Over the Full Temperature Range

Low Cost 14-Bit Upgrade for 12-Bit Systems 14-Bit Parallel Load with Double Buffered Inputs Small 24-Pin, 0.3" DIP and SOIC Low Output Leakage (<20 nA) Over the Full Temperature Range

APPLICATIONS

Microprocessor Based Control Systems Digital Audio Precision Servo Control Control and Measurement in High Temperature Environments

GENERAL DESCRIPTION


The AD7538 is a 14-bit monolithic CMOS D/A converter which uses laser trimmed thin-film resistors to achieve excellent linearity.

The DAC is loaded by a single 14-bit wide word using standard Chip Select and Memory Write Logic. Double buffering, which is optional using $\overline{\text{LDAC}}$, allows simultaneous update in a system containing multiple AD7538s.

A novel low leakage configuration (U.S. Patent No. 4,590,456) enables the AD7538 to exhibit excellent output leakage current characteristics over the specified temperature range.

The AD7538 is manufactured using the Linear Compatible CMOS (LC²MOS) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. Guaranteed Monotonicity The AD7538 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
- 2. Low Cost The AD7538, with its 14-bit dynamic range, affords a low cost solution for 12-bit system upgrades.
- Small Package Size The AD7538 is packaged in a small 24-pin, 0.3" DIP and a 24-pin SOIC.
- 4. Low Output Leakage By tying V_{SS} (Pin 24) to a negative voltage, it is possible to achieve a low output leakage current at high temperatures.
- 5. Wide Power Supply Tolerance The device operates on a +12 V to +15 V V_{DD} , with a ±5% tolerance on this nominal figure. All specifications are guaranteed over this range.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$\label{eq:AD7538} AD7538 - SPECIFICATIONS^{1} (V_{DD} = +11.4 \text{ V to } +15.75 \text{ V}^{2}, V_{REF} = +10 \text{ V}; V_{PIN3} = V_{PIN4} = 0 \text{ V}, \\ V_{SS} = -300 \text{ mV}. \text{ All specifications } T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted.})$

Parameter	J, K Versions	A, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY	MM	1001.00	WILL.	N	100%.	M.I.W
Resolution	14	14	14	14	Bits	W
Relative Accuracy	±2	±1	±2	±1	LSB max	All Grades Guaranteed Monotonic
Differential Nonlinearity	±1	±1	±1	±1	LSB max	Over Temperature.
Full-Scale Error		N.100 1	-M.L		.W.100	Measured Using Internal R _{FB} DAC
+25°C	±4	±4	±4	±4	LSB max	Registers Loaded with All 1s.
T _{MIN} to T _{MAX}	±8	±5	±10	±6	LSB max	T CONT.
Gain Temperature Coefficient ³ ;		001		C.V.	W 1	M.T.
$\Delta Gain / \Delta Temperature$	±2	±2	±2	±2	ppm/°C typ	N.COM TW
Output Leakage Current I _{OUT} (Pin 3)	N	10	I. M	1.1.1	1	ONLY .
+25°C	±5	±5	±5	±5	nA max	All Digital Inputs 0 V
T _{MIN} to T _{MAX}	±10	±10	±20	±20	nA max	$V_{SS} = -300 \text{ mV}$
T _{MIN} to T _{MAX}	±25	±25	±150	±150	nA max	$V_{SS} = 0 V$
REFERENCE INPUT		WWW.	V.CC	Wn	WW	N. COMMENT
Input Resistance, Pin 1	3.5	3.5	3.5	3.5	kΩ min	Typical Input Resistance = $6 k\Omega$
WWWW AND Y.COM	10	10	10	10	kΩ max	JIOOT MITH
DIGITAL INPUTS	III	WW	V.	COM	W W	TW. CONTRACT
V _{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	V min	WW.IOU COM.
V _{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	1001. CONT.
I _{IN} (Input Current)	NUL	-1	N.Y.	COM.		WW.L W COMP
+25°C	±1	±1	±1	±1	uA max	$V_{IN} = 0 V \text{ or } V_{DD}$
T _{MIN} to T _{MAX}	±10	±10	±10	±10	uA max	
C _{IN} (Input Capacitance) ³	7	7	7	7	pF max	WW.100 COM.
POWER SUPPLY	TIM			001.0	MT.M	M. 1001. OM.
V _{DD} Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V min/V max	Specification Guaranteed Over
V _{SS} Range	-200/-500	-200/-500	-200/-500	-200/-500	mV min/mV max	This Range
IDD	4	4	4	4	mA max	All Digital Inputs V _{IL} or V _{IH}
-00-	500	500	500	500	µA max	All Digital Inputs 0 V or V _{DD}

These characteristics are included for Design Guidance only and are not subject to test. $V_{POV} = \pm 11.4$ V to ± 15.75 V. $V_{POV} = \pm 10$ V. $V_{POV} = V_{POV} = 0$ V. $V_{POV} = -10$ V. $V_{POV} =$

AC PERFORMANCE CHARACTERISTICS ject to test. (V_{DD} = +11.4 V to +15.75 V, V_{REF} = +10 V, V_{PIN3} = V_{PIN4} = 0 V, V_{SS} = 0 V or -300 mV, Output Amplifier is AD711 except where noted.)

Parameter	$\mathbf{T}_{\mathbf{A}} = +25$	$\mathbf{\tilde{s}^{\circ}C} \mathbf{T}_{\mathbf{A}} = \mathbf{T}_{\mathbf{MIN}}, \mathbf{T}_{\mathbf{MAX}}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5	COM.TW X.COM.TW 0Y.COM.TW	µs max	To 0.003% of Full-Scale Range. I_{OUT} Load= 100 Ω , C_{EXT} = 13 pF. DAC Register Alternately Loaded with All 1s and All 0s. Typical Value of Settling Time Is 0.8 µs.
Digital to Analog Glitch Impulse	20	00Y.COM.TW	nV-sec typ	Measured with $V_{REF} = 0$ V. I_{OUT} Load = 100 Ω , $C_{EXT} = 13$ pF. DAC Register Alternately Loaded with All 1s and All 0s.
Multiplying Feedthrough Error	3	5	mV p-p typ	$V_{REF} = \pm 10$ V, 10 kHz Sine Wave DAC Register Loaded with All 0s.
Power Supply Rejection	WW	N.COM T	N N	1007.001
$\Delta Gain / \Delta V_{DD}$	±0.01	±0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Capacitance	N.V.	100X.0		
C _{OUT} (Pin 3)	260	260	pF max	DAC Register Loaded with All 1s
C _{OUT} (Pin 3)	130	130	pF max	DAC Register Loaded with All 0s
Output Noise Voltage Density	1	N 1 100X.CO		
(10 Hz-100 kHz)	15	WW.Loc	nV√Hz typ	Measured Between R_{FB} and $I_{\rm OUT}$

-2-

NOTES

Temperature range as follows: J, K Versions: $0^{\circ}C$ to $+70^{\circ}C$

A, B Versions: $-25^{\circ}C$ to $+85^{\circ}C$

S, T Versions: $-55^{\circ}C$ to $+125^{\circ}C$

²Specifications are guaranteed for a V_{DD} of +11.4 V to +15.75 V. At V_{DD} = 5 V, the device is fully functional with degraded specifications.

³Sample tested to ensure compliance.

Specifications subject to change without notice.

-			_
勝特	力材	料	886-3-5753170
胜特力	电子(]	:海)	86-21-54151736
胜特力	电子(图	[圳]	86-755-83298787
Htt	t p ://w	ww.	100y. com. tw

REV. A

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

AD7538

$(V_{DD} = +11.4 \text{ V to } +15.75 \text{ V}, V_{REF} = +10 \text{ V}, V_{PIN3} = V_{PIN4} = 0 \text{ V}, V_{SS} = 0 \text{ V or } -300 \text{ mV}.$ TIMING CHARACTERISTICS¹ All specifications T_{MIN} to T_{MAX} unless otherwise noted. See Figure 1 for Timing Diagram.)

Parameter	Limit at T _A = +25°C	Limit at T _A = 0°C to +70°C T _A = -25°C to +85°C	Limit at T _A = -55°C to +125°C	Units	Test Conditions/Comments
$t_1 \sim 0$	0	O VIVIN.	VV V7.0	ns min	$\overline{\text{CS}}$ to $\overline{\text{WR}}$ Setup Time
t ₂	0	0	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{WR}}$ Hold Time
t ₃	170	200	240	ns min	LDAC Pulse Width
t ₄	170	200	240	ns min	Write Pulse Width
t ₅	140	160	180	ns min	Data Setup Time
t ₆	20	20	30	ns min	Data Hold Time

NOTES

¹Temperature range as follows: J, K Versions: 0°C to +70°C A, B Versions: $-25^{\circ}C$ to $+85^{\circ}C$ S, T Versions: -55°C to +125°C

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

ABSOLUTE MAXIMUM RATINGS* (T _A = +25°C unless otherwise stated)	
V _{DD} (Pin 23) to DGND	0.3 V, +17 V
V _{SS} (Pin 24) to AGND	
V _{REF} (Pin 1) to AGND	
	±25 V
Digital Input Voltage (Pins 6–22)	
to DGND	0.3 V, V _{DD} +0.3 V
V _{PIN3} to DGND	
AGND to DGND	
Power Dissipation (Any Package)	N
To +75°C	1000 mW
	10 mW/°C


0°C
5°C
5°C
0°C
0°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION .

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7538 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





NOTES

- 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURES FROM 10% TO 90% OF +5V. t, = tf = 20ns.
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{H} + V_{IL}}{2}$

If IDAC IS ACTIVATED PRIOR TO THE RISING EDGE OF WR, THEN IT MUST STAY LOW FOR t₃ or LONGER AFTER WR GOES HIGH.






Figure 1. Timing Diagram

TERMINOLOGY **RELATIVE ACCURACY**

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in Least Significant Bits or as a percentage of full-scale reading.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB max over the operating temperature range ensures monotonicity.

GAIN ERROR

Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustable to zero with an external potentiometer.

DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called Digitalto-Analog Glitch Impulse. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. It is measured with $V_{REF} = AGND$.

OUTPUT CAPACITANCE

This is the capacitance from I_{OUT} to AGND.

OUTPUT LEAKAGE CURRENT

Output Leakage Current is current which appears at $I_{\rm OUT}$ with the DAC register loaded to all 0s.

MULTIPLYING FEEDTHROUGH ERROR

This is the ac error due to capacitive feedthrough from V_{REF} terminal to I_{OUT} with DAC register loaded to all zeros.

ORDERING GUIDE

Model	Temperature Range	Relative Accuracy	Full-Scale Error	Package Option*
AD7538JN	0°C to +70°C	±2 LSB	±8 LSB	N-24
AD7538KN	0° C to $+70^{\circ}$ C	±1 LSB	±4 LSB	N-24
AD7538JR	0°C to +70°C	±2 LSB	±8 LSB	R-24
AD7538KR	0°C to +70°C	±1 LSB	±4 LSB	R-24
AD7538AQ	-25°C to +85°C	±2 LSB	±8 LSB	Q-24
AD7538BQ	-25°C to +85°C	±1 LSB	±4 LSB	Q-24
AD7538SQ	-55°C to +125°C	±2 LSB	±8 LSB	Q-24
AD7538TQ	-55°C to +125°C	±1 LSB	±4 LSB	Q-24

PIN FUNCTION DESCRIPTION

		AD75381Q	-55°C to	+125°C	±1 LSB	±4 LSB	Q-24	ANN IN CONTRACT
		*N = Plastic DIP	; Q = Cerdip; R	= SOIC.				
			PIN F	UNCTION	DESCRIPTION	I ON COM		
Pin	Mnemonic	Descripti	on CO	WT	WWW	.100Y.CO	TW	WWW.LOOY.C
$ \begin{array}{c cccc} 1 & V_{REF} \\ 2 & R_{FB} \\ 3 & I_{OUT} \\ 4 & AGND \\ 5 & DGND \\ 6-19 & DB13-DB0 \\ 20 & LDAC \\ 21 & \overline{CS} \\ 22 & \overline{WR} \\ \end{array} $		Current O Analog Gr Digital Gr Data Inpu Chip Selec Asynchron	Resistor. Used utput Termin ound	al. SB) to Bit 0 /e LOW. .C Input. A		NN-100 服	券 特 力 材 ; 生特力电子(上) 生特力电子(深;	料 886-3-5753170 每)86-21-54151736 明)86-755-83298787 w. 100y. com. tw
		CS	LDAC	WR	OPERAT	ΓΙΟΝ		
		0 1 0 1 X NOTE: X D	1 0 0 1 1 1 0 0 1 1	0 X 0 X 1	Load DÂ	l DAČ Register ition.	n Input Registe rs are Transpare	
23 24	V_{DD} V_{SS}	+12 V to + Bias pin fo	⊦15 V supply or High Temp	erature Lov	v Leakage config tive voltage. See			

1.100X.COM.


NWW.100X.COM

特力材料 886-3-5753170

D/A SECTION

Figure 2 shows a simplified circuit diagram for the AD7538 D/A section. The three MSBs of the 14-bit Data Word are decoded to drive the seven switches A-G. The 11 LSBs of the Data Word consist of an R-2R ladder operated in a current steering configuration.

CIRCUIT INFORMATION



polarity.

Figure 2. Simplified Circuit Diagram for the AD7538 D/A Section

EQUIVALENT CIRCUIT ANALYSIS

Figure 3 shows an equivalent circuit for the analog section of the AD7538 D/A converter. The current source $I_{LEAKAGE}$ is composed of surface and junction leakages. The resistor R_O denotes the equivalent output resistance of the DAC which varies with input code. C_{OUT} is the capacitance due to the current steering switches and varies from about 90 pF to 180 pF (typical values) depending upon the digital input. $g(V_{REF}, N)$ is the Thevenin equivalent voltage generator due to the reference input voltage, V_{REF} , and the transfer function of the DAC ladder, N.




Figure 3. AD7538 Equivalent Analog Output Circuit


DIGITAL SECTION

The digital inputs are designed to be both TTL and 5 V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 1 nA. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 V and 5 V logic levels.

UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2 quadrant multiplication. The code table for Figure 4 is given in Table I.

Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when high-speed op amps are used.



The R-2R ladder current is 1/8 of the total reference input current. 7/8 I flows in the parallel ladder structure. Switches A-G

Since the input resistance at V_{REF} is constant, it may be driven

by a voltage source or a current source of positive or negative

steer equally weighted currents between I_{OUT} and AGND.

Figure 4. Unipolar Binary Operation

Table I. Unipolar Binary Code Table for AD7538

Binary Number In DAC Register MSB LSB	Analog Output, V _{OUT}
11 1111 1111 1111	$-V_{IN}\left(rac{16383}{16384} ight)$
10 0000 0000 0000	$-V_{IN}\left(\frac{8192}{16384}\right) = -1/2 V_{IN}$
N 00 0000 0000 0001	$-V_{IN}\left(rac{1}{16384} ight)$
00 0000 0000 0000	0 V

AD7538

For zero offset adjustment, the DAC register is loaded with all 0s and amplifier offset (V_{OS}) adjusted so that V_{OUT} is 0 V. Adjusting V_{OUT} to 0 V is not necessary in many applications, but it is recommended that V_{OS} be no greater than (25×10^{-6}) (V_{REF}) to maintain specified DAC accuracy (see Applications Hints).

Full-scale trimming is accomplished by loading the DAC register with all 1s and adjusting R1 so that $V_{OUTA} = -V_{IN}$ (16383/16384). For high temperature operation, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7538, Gain Error trimming is not necessary. In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used. The code table for Figure 5 is given in Table II.

With the DAC loaded to 10 0000 0000 0000, adjust R1 for $V_{\rm O}$ = 0 V. Alternatively, one can omit R1 and R2 and adjust the ratio of R5 and R6 for $V_{\rm O}$ = 0 V. Full-scale trimming can be accomplished by adjusting the amplitude of $V_{\rm IN}$ or by varying the value of R7.

The values given for R1, R2 are the minimum necessary to calibrate the system for resistors, R5, R6, R7 ratio matched to 0.1%. System linearity error is independent of resistor ratio matching and is affected by DAC linearity error only.

When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

For further information sec "CMOS DAC Application Guide", 3rd Edition, Publication Number G872b-8-1/89 available from Analog Devices.




Figure 5. Bipolar Operation

LOW LEAKAGE CONFIGURATION

For CMOS Multiplying D/A converters, as the device is operated at higher temperatures, the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD7538 features a leakage reduction configuration (U.S. Patent No. 4,590,456) to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If V_{SS} (Pin 24) is tied to AGND then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility,

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www. 100y. com. tw

Table II. Bipolar Code Table for Offset Binary Circuit ofFigure 5.

Binary Number In DAC Register MSB LSB	Analog Output V _{OUT}
11 1111 1111 1111	$+V_{IN}\left(rac{8191}{8192} ight)$
10 0000 0000 0001	$+V_{IN}\left(rac{1}{8192} ight)$
10 0000 0000 0000	0 V
01 1111 1111 1111	$-V_{IN}\left(rac{1}{8192} ight)$
00 0000 0000 0000	$-V_{IN}\left(rac{8191}{8192} ight)$

 V_{SS} should be tied to a voltage of approximately –0.3 V as in Figures 4 and 5. A simple resistor divider (R3, R4) produces approximately –300 mV from –15 V. The capacitor C2 in parallel with R3 is an integral part of the low leakage configuration and must be 4.7 μF or greater. Figure 6 is a plot of leakage current versus temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.




Figure 6. Graph of Typical Leakage Current vs. Temperature for AD7538

PROGRAMMABLE GAIN AMPLIFIER

The circuit shown in Figure 7 provides a programmable gain amplifier (PGA). In it the DAC behaves as a programmable resistance and thus allows the circuit gain to be digitally controlled.




Figure 7. Programmable Gain Amplifier (PGA)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

AD7538

The transfer function of Figure 7 is:

$$Gain = \frac{V_{OUT}}{V_{IN}} = -\frac{R_{EQ}}{R_{FB}}$$
(1)

 R_{EQ} is the equivalent transfer impedance of the DAC from the V_{REF} pin to the I_{OUT} pin and can be expressed as

$$R_{EQ} = \frac{2^n R_{IN}}{N} \tag{2}$$

Where: n is the resolution of the DAC

N is the DAC input code in decimal

$$R_{IN}$$
 is the constant input impedance of the DAC ($R_{IN} = R_{LAD}$)

Substituting this expression into Equation 1 and assuming zero gain error for the DAC $(R_{\rm IN}$ = $R_{\rm FB})$ the transfer function simplifies to

$$\frac{V_{OUT}}{V_{IN}} = -\frac{2^n}{N} \tag{3}$$

The ratio $N/2^n$ is commonly represented by the term D and, as such, is the fractional representation of the digital input word.

$$\frac{V_{OUT}}{V_{IN}} = -\frac{-2^n}{N} = \frac{-1}{D}$$
(4)

Equation 4 indicates that the gain of the circuit can be varied from 16,384 down to unity (actually 16,384/16,383) in 16,383 steps. The all 0s code is never applied. This avoids an open-loop condition thereby saturating the amplifier. With the all 0s code excluded there remains $2^n - 1$ possible input codes allowing a choice of $2^n - 1$ output levels. In dB terms the dynamic range is

$$20\log_{10}\frac{V_{OUT}}{V_{IN}}=20\log_{10}(2^n-1)=84 \ dB.$$

APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 4 and 5 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on V_{OS} , where V_{OS} is the amplifier input offset voltage. To maintain specified accuracy with V_{REF} at 10 V, it is recommended that V_{OS} be no greater than 0.25 mV, or (25×10^{-6}) (V_{REF}), over the temperature range of operation. The AD711 is a suitable op amp. The op amp has a wide bandwidth and high slew rate and is recommended for ac and other applications requiring fast settling.

General Ground Management: Since the AD7538 is specified for high accuracy, it is important to use a proper grounding technique. AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7538. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7538 AGND and DGND pins (1N914 or equivalent).

MICROPROCESSOR INTERFACING

The AD7538 is designed for easy interfacing to 16-bit microprocessors and can be treated as a memory mapped peripheral. This reduces the amount of external logic needed for interfacing to a minimal.

AD7538-8086 INTERFACE

Figure 8 shows the 8086 processor interface to a single device. In this setup the double buffering feature (using $\overline{\text{LDAC}}$) of the DAC is not used. The 14-bit word is written to the DAC in one MOV instruction and the analog output responds immediately.




Figure 8. AD7538-8086 Interface Circuit

In a multiple DAC system the double buffering of the AD7538 allows the user to simultaneously update all DACs. In Figure 9, a 14-bit word is loaded to the Input Registers of each of the DACs in sequence. Then, with one instruction to the appropriate address, CS4 (i.e., LDAC) is brought low, updating all the DACs simultaneously.




Figure 9. AD7538-8086 Interface: Multiple DAC System

AD7538

AD7538-MC68000 INTERFACE

Figure 10 shows the MC68000 processor interface to a single device. In this setup the double buffering feature of the DAC is not used and the appropriate data is written into the DAC in one MOVE instruction.






Figure 10. AD7538-MC68000 Interface


DIGITAL FEEDTHROUGH

The digital inputs to the AD7538 are directly connected to the

microprocessor bus in the preceding interface configurations. These inputs will be constantly changing even when the device is not selected. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this Digital Feedthrough isolate the DAC from the noise source. Figure 11 shows an interface circuit which uses this technique. All data inputs are latched from the bus by the \overline{CS} signal. One may also use other means, such as peripheral interface devices, to reduce the Digital Feedthrough.







OUTLINE DIMENSIONS

N T