

# 16 V Rail-to-Rail, Zero-Drift, Precision Instrumentation Amplifier

AD8230

#### **FEATURES**

Resistor programmable gain range:  $10^1$  to 1000 Supply voltage range:  $\pm 4$  V to  $\pm 8$  V, +8 V to +16 V Rail-to-rail input and output Maintains performance over  $-40^{\circ}$ C to  $+125^{\circ}$ C

### **EXCELLENT AC AND DC PERFORMANCE**

110 dB minimum CMR @ 60 Hz, G = 10 to 1000 10  $\mu$ V max offset voltage (RTI,  $\pm 5$  V operation) 50 nV/°C max offset drift 20 ppm max gain nonlinearity

#### **APPLICATIONS**

Pressure measurements
Temperature measurements
Strain measurements
Automotive diagnostics

#### **GENERAL DESCRIPTION**

The AD8230 is a low drift, differential sampling, precision instrumentation amplifier. Auto-zeroing reduces offset voltage drift to less than 50 nV/°C. The AD8230 is well-suited for thermocouple and bridge transducer applications. The AD8230's high CMR of 110 dB (min) rejects line noise in measurements where the sensor is far from the instrumentation. The 16 V rail-to-rail, common-mode input range is useful for noisy environments where ground potentials vary by several volts. Low frequency noise is kept to a minimal 3  $\mu V$  p-p making the AD8230 perfect for applications requiring the utmost dc precision. Moreover, the AD8230 maintains its high performance over the extended industrial temperature range of  $-40^{\circ} C$  to  $+125^{\circ} C$ .

Two external resistors are used to program the gain. By using matched external resistors, the gain stability of the AD8230 is much higher than instrumentation amplifiers that use a single resistor to set the gain. In addition to allowing users to program the gain between 10<sup>1</sup> and 1000, users may adjust the output offset voltage.




Figure 1. Relative Offset Voltage vs. Temperature




Figure 2. Thermocouple Measurement

The AD8230 is versatile yet simple to use. Its auto-zeroing topology significantly minimizes the input and output transients typical of commutating or chopper instrumentation amplifiers. The AD8230 operates on  $\pm 4$  V to  $\pm 8$  V (+8 V to +16 V) supplies and is available in an 8-lead SOIC.

<sup>1</sup> The AD8230 can be programmed for a gain as low as 2, but the maximum input voltage is limited to approximately 750 mV.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## TABLE OF CONTENTS

TABLE OF CONTENTS	TW
	LTW
Features	Lev
Excellent AC and DC Performance	Sou
Applications1	Inp
General Description1	Inp
Revision History	Pow
Specifications	Pow
Absolute Maximum Ratings	Lay
Connection Diagram5	App
ESD Caution5	Outlir
Typical Performance Characteristics	Ord
Theory of Operation	
Setting the Gain	
REVISION HISTORY	
7/05—Rev. 0 to Rev. A	
Changes to Excellent AC and DC Performance	
Changes to Table 1	
Changes to Table 24	
Changes to Figure 7 and Figure 86	
Changes to Figure 10 and Figure 11	
Changes to Level-Shifting the Output Section11	
Changes to Figure 3111	
Inserted Figure 32 and Figure 33; Renumbered Sequentially 11	
Changes to Source Impedance and Input Settling Time Section,	
Input Protection Section and Power Supply Bypassing for	
Multiple Channel Systems Section	
Changes to Figure 36	
Changes to Applications Section	
10/04—Revision 0: Initial Version	

WWW.100X.

LTW	WWW.100Y.COM.TW	
MTY	Level-Shifting the Output	11
	Source Impedance and Input Settling Time	12
l M.T	Input Voltage Range	12
ICON	Input Protection	12
	Power Supply Bypassing	12
3	Power Supply Bypassing for Multiple Channel Systems	12
50 Y.C	Layout	13
5 00 Y.C	Applications	13
2.100 X	Outline Dimensions	14
5	Ordering Guide	14
0 VV.10		
)		

100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y.COM.T

WWW.100

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## **SPECIFICATIONS**

 $V_{S}=\pm5~V,~V_{REF}=0~V,~R_{F}=100~k\Omega,~R_{G}=1~k\Omega~(@~T_{A}=25^{\circ}C,~G=202,~R_{L}=10~k\Omega,~unless~otherwise~noted).$ 

Table 1.

Parameter	Conditions	Min	Тур	Max	Unit
VOLTAGE OFFSET	WITH W	1100 Y	Mo.	TW	
RTI Offset, Vosi	$V_{+IN} = V_{-IN} = 0 V$	M. W.		10	μV
Offset Drift	$V_{+IN} = V_{-IN} = 0 V$ ,	W.100		50	nV/°C
MY ON CO TW	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	1100	N.C	TIM	
COMMON-MODE REJECTION (CMR)	CONTRA	MAIN.			
CMR to 60 Hz with 1 kΩ Source Imbalance	$V_{CM} = -5 \text{ V to } +5 \text{ V}$	110	120	OM	dB
VOLTAGE OFFSET RTI VS. SUPPLY (PSR)	100 L. OM.TW	N Y			
G=2	. CONTRA	120	120		dB
G = 202	N.100 COM.	120	140		dB
GAIN	$G = 2(1 + R_F/R_G)$	1	N 100 3	COM:	
Gain Range	W. OOY.COM. TW	10 <sup>1</sup>		1000	V/V
Gain Error <sup>2</sup>	N.M. TOO COM.				- XXI
G = 2	1007. ONLT		0.01		%
G = 10  N	WY. COM. TV	W	0.01		%
G = 100	TNW.100 COM.	<b>X</b> I	0.01		%
G = 1000	N 1 100 X. OM.T.		0.02		%
Gain Nonlinearity	MAN. OUN.CO.	W		20	ppm
INPUT	M. To COM	N	TIVI	V. P. C	0.2.
Input Common-Mode Operating Voltage Range	W. 100 F. COM	-Vs		+Vs	V
Over Temperature	$T = -40^{\circ}C$ to $+125^{\circ}C$	$-V_s$		+Vs	V
Input Differential Operating Voltage Range	MAN TO COL	T.	750		mV
Average Input Offset Current <sup>3</sup>	$V_{CM} = 0 V$	M. L	33		pA
OUTPUT	WW. 1001.0	WI.IW	44	100	
Output Swing	WWW. TOY.C	$-V_{s} + 0.1$		$+V_{S}-0.2$	VCO
Over Temperature	$T = -40^{\circ}C$ to $+125^{\circ}C$	$-V_{s} + 0.1$		$+V_{5}-0.2$	V <sub>7</sub> CC
Short-Circuit Current	MM, 1001.	MIN	15		mA
REFERENCE INPUT	NAME OF THE PARTY	CONTRACTOR		MM	100Y.
Voltage Range⁴	11 100 I	$-V_{s} + 3.5$		$+V_{s}-2.5$	V
NOISE	N. 100	T. M.T.		-11	1.100
Voltage Noise Density, 1 kHz, RTI	$V_{IN+}$ , $V_{IN-}$ , $V_{REF} = 0$	OY.CO	240		nV/√Hz
Voltage Noise	f = 0.1 Hz to 10 Hz	COM.	3		μV р-р
SLEW RATE	V <sub>IN</sub> = 500 mV, G = 10	$a_{n}$ $\sim$ $c_{OM}$	2	**	V/µs
INTERNAL SAMPLE RATE	The White	1007.0	6	W	kHz
POWER SUPPLY	WWW.	· COB	W	VI	11111
Operating Range (Dual Supplies)	M. F.	±4		±8	V
Operating Range (Single Supply)	WW WW	+8		+16	V
Quiescent Current	T = -40°C to +125°C	W.C.C.	2.7	3.5	mA
TEMPERATURE RANGE	COMPA	111.100			
Specified Performance	W W	-40		+125	°C

<sup>&</sup>lt;sup>1</sup> The AD8230 can operate as low as G = 2. However, since the differential input range is limited to approximately 750 mV, the AD8230 configured at G < 10 does not make use of the full output voltage range.

<sup>2</sup> Gain drift is determined by the TC match of the external gain setting resistors.

 $<sup>^3</sup>$  Differential source resistance less than 10 k $\Omega$  does not result in voltage offset due to input bias current or mismatched series resistors.

 $<sup>^4</sup>$  For G < 10, the reference voltage range is limited to  $-V_S + 4.24$  V to  $+V_S - 2.75$  V.

## 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

## AD8230

 $V_S = \pm 8$  V,  $V_{REF} = 0$  V,  $R_F = 100$  k $\Omega$ ,  $R_G = 1$  k $\Omega$  (@  $T_A = 25$ °C, G = 202,  $R_L = 10$  k $\Omega$ , unless otherwise noted).

Table 2.

Parameter	Conditions	Min 1003	Тур	Max	Unit
VOLTAGE OFFSET	Y.CO. TW	NW 100	N.Co.	WILL	
RTI Offset, Vosi	$V_{+IN} = V_{-IN} = 0 V$	WW.Io		20	μV
Offset Drift	$V_{+IN} = V_{-IN} = 0 V$	W 10		50	nV/°C
MMM.	$T = -40^{\circ}C \text{ to } +125^{\circ}C$	MM	any.C	WIT	
COMMON-MODE REJECTION (CMR)	COM.	WWW.			
CMR to 60 Hz with 1 kΩ Source Imbalance	$V_{CM} = -8 \text{ V to } +8 \text{ V}$	110	120	COM	dB
VOLTAGE OFFSET RTI VS. SUPPLY (PSR)	TO TO THE	MAN.	11007	T.IV	1
G = 2	N.T. COM.	120	120		dB
G = 202	M.1001.	120	140		dB
GAIN	$G = 2(1 + R_F/R_G)$	Al A	-x1 10	Mo	
Gain Range	N.M. TO ON COM.	10 <sup>1</sup>		1000	V/V
Gain Error <sup>2</sup>	W.100 L. COM. 1	-			1. 1
G = 2	1007.Con.TV		0.01		%
G = 10	MAN W. TO COM	<b>V</b>	0.01		%
G = 100	W.100 COM.1	. T	0.01		%
G = 1000	W 100Y.	LM	0.02		%
Gain Nonlinearity	MM. TOW. COM	W		20	ppm
INPUT	TAIN TOO	-31	- 11	M. Far	COMP.
Input Common-Mode Operating Voltage Range	11007.0	-Vs		+Vs	V
Over Temperature	$T = -40^{\circ}C \text{ to } +125^{\circ}C$	$-V_s$		+Vs	V
Input Differential Operating Voltage Range	WW.100	DIVI.	750		mV
Average Input Offset Current <sup>3</sup>	$V_{CM} = 0 V$	MTW	33		pA
OUTPUT	MM CONT.	WT		MAN	DA'S
Output Swing	WW.Ido	$-V_{s} + 0.1$		$+V_{S}-0.2$	V CO
Over Temperature	$T = -40^{\circ}C \text{ to } +125^{\circ}C$	$-V_{s} + 0.1$		$+V_{S}-0.4$	V
Short-Circuit Current	N WW 1005	I. U. T.	15		mA
REFERENCE INPUT	W WWW.	COM	χŇ	WW	ON.C
Voltage Range⁴	W 100	$-V_{s} + 3.5$		+V <sub>s</sub> – 2.5	V
NOISE	TW WWW	10 1.6	TW	1	V 1007
Voltage Noise Density, 1 kHz, RTI	$V_{IN+}$ , $V_{IN-}$ , $V_{REF} = 0$	COM	240		nV/√Hz
Voltage Noise	f = 0.1 Hz to 10 Hz	TOO Y. CON	3		μV p-p
SLEW RATE	V <sub>IN</sub> = 500 mV, G = 10	1007.	2	-	V/µs
INTERNAL SAMPLE RATE	WWW WWW	- ON CO	6		kHz
POWER SUPPLY		N 19 TC	<del>191-    </del>	×1	
Operating Range (Dual Supplies)	TW	±4		±8	V
Operating Range (Single Supply)	WW WW	+8		+16	V
Quiescent Current	$T = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	M.Too	3.2	4	mA
TEMPERATURE RANGE	1 10 0 10 1125 0	1007	J.Z	4.11	1117.
Specified Performance	J CONT TO THE	-40		+125	°C

 $<sup>^{1}</sup>$  The AD8230 can operate as low as G = 2. However, since the differential input range is limited to approximately 750 mV, the AD8230 configured at G < 10 does not make use of the full output voltage range.

<sup>&</sup>lt;sup>2</sup> Gain drift is determined by the TC match of the external gain setting resistors.

 $<sup>^3</sup>$  Differential source resistance less than 10 k $\Omega$  does not result in voltage offset due to input bias current or mismatched series resistors.

<sup>&</sup>lt;sup>4</sup> For G < 10, the reference voltage range is limited to  $-V_s + 4.24 \text{ V}$  to  $+V_s - 2.75 \text{ V}$ .

## **ABSOLUTE MAXIMUM RATINGS**


Table 3.

Parameter	Rating
Supply Voltage	±8 V, +16 V
Internal Power Dissipation	304 mW
Output Short-Circuit Current	20 mA
Input Voltage (Common-Mode)	±Vs
Differential Input Voltage	±Vs
Storage Temperature	−65°C to +150°C
Operational Temperature Range	−40°C to +125°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Specification is for device in free air SOIC:  $\theta_{JA}$  (4-layer JEDEC board) = 121°C/W.

#### CONNECTION DIAGRAM



## **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Offset Voltage (RTI) Distribution at  $\pm 5$  V, CM = 0 V,  $T_A = +25$ °C




Figure 5. Offset Voltage (RTI) Drift Distribution




Figure 6. Offset Voltage (RTI) vs. Temperature




Figure 7. Offset Voltage (RTI) vs. Common-Mode Voltage,  $V_S = \pm 5 V$ 




Figure 8. Offset Voltage (RTI) vs. Common-Mode Voltage,  $V_S = \pm 8 \text{ V}$ 




Figure 9. Offset Voltage (RTI) vs. Source Impedance, 1 µF Across Input Pins




Figure 10. Offset Voltage (RTI) vs. Reference Voltage




Figure 11. Common-Mode Rejection vs. Frequency




Figure 12. Common-Mode Rejection vs. Source Impedance, 1.1  $\mu$ F Across Input Pins




Figure 13. Clock Frequency vs. Temperature




Figure 14. Average Input Bias Current vs. Common-Mode Voltage  $-40^{\circ}\text{C}$ ,  $+25^{\circ}\text{C}$ ,  $+85^{\circ}\text{C}$ ,  $+125^{\circ}\text{C}$ 




Figure 15. Supply Current vs. Temperature

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

## AD8230

Http://www.100y.com.tw




Figure 16. Gain vs. Frequency, G = 2




Figure 17. Gain vs. Frequency, G = 10




Figure 18. Gain Nonlinearity, G = 20




Figure 19. Gain vs. Frequency, G = 100




Figure 20. Gain vs. Frequency, G = 1000




Figure 21. Gain Error vs. Differential Source Impedance




Figure 22. Voltage Noise Spectral Density




Figure 23. 0.1 Hz to 10 Hz RTI Voltage Noise (G = 100)




Figure 24. Positive PSR vs. Frequency, RTI




Figure 25. Negative PSR vs. Frequency, RTI




Figure 26. Output Voltage Swing vs. Output Current, -40°C, +25°C, +85°C, +125°C

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw Http://www.100y.com.tw

## THEORY OF OPERATION

Auto-zeroing is a dynamic offset and drift cancellation technique that reduces input referred voltage offset to the  $\mu V$  level and voltage offset drift to the  $nV/^{\circ}C$  level. A further advantage of dynamic offset cancellation is the reduction of low frequency noise, in particular the 1/f component.

The AD8230 is an instrumentation amplifier that uses an auto-zeroing topology and combines it with high common-mode signal rejection. The internal signal path consists of an active differential sample-and-hold stage (preamp) followed by a differential amplifier (gain amp). Both amplifiers implement auto-zeroing to minimize offset and drift. A fully differential topology increases the immunity of the signals to parasitic noise and temperature effects. Amplifier gain is set by two external resistors for convenient TC matching.

The signal sampling rate is controlled by an on-chip, 6 kHz oscillator and logic to derive the required nonoverlapping clock phases. For simplification of the functional description, two sequential clock phases, A and B, are used to distinguish the order of internal operation, as depicted in Figure 27 and Figure 28, respectively.




Figure 27. Phase A of the Sampling Phase

During Phase A, the sampling capacitors are connected to the inputs. The input signal's difference voltage,  $V_{\text{DIFF}}$ , is stored across the sampling capacitors,  $C_{\text{SAMPLE}}$ . Since the sampling capacitors only retain the difference voltage, the common-mode voltage is rejected. During this period, the gain amplifier is not connected to the preamplifier so its output remains at the level set by the previously sampled input signal held on  $C_{\text{HOLD}}$ , as shown in Figure 27.





Figure 28. Phase B of the Sampling Phase

In Phase B, the differential signal is transferred to the hold capacitors refreshing the value stored on  $C_{\text{HOLD}}$ . The output of the preamplifier is held at a common-mode voltage determined by the reference potential,  $V_{\text{REF}}$ . In this manner, the AD8230 is able to condition the difference signal and set the output voltage level. The gain amplifier conditions the updated signal stored on the hold capacitors,  $C_{\text{HOLD}}$ .

#### **SETTING THE GAIN**

Two external resistors set the gain of the AD8230. The gain is expressed in the following function:

$$Gain = 2(1 + \frac{R_F}{R_G}) \tag{1}$$



rigare 25. Gain Setting

**Table 4. Gains Using Standard 1% Resistors** 

Gain	R <sub>F</sub>	R <sub>G</sub>	Actual Gain
2	0Ω (short)	None	2
10	8.06 kΩ	2 kΩ	10
50	12.1 kΩ	499 Ω	50.5
100	9.76 kΩ	200 Ω	99.6
200	10 kΩ	100 Ω	202
500	49.9 kΩ	200 Ω	501
1000	100 kΩ	200 Ω	1002

Figure 29 and Table 4 provide an example of some gain settings. As Table 4 shows, the AD8230 accepts a wide range of resistor values. Since the instrumentation amplifier has finite driving capability, ensure that the output load in parallel with the sum of the gain setting resistors is greater than  $2 \text{ k}\Omega$ .

$$R_L||(R_F + R_G) > 2 \text{ k}\Omega \tag{2}$$

Offset voltage drift at high temperature can be minimized by keeping the value of the feedback resistor,  $R_F$ , small. This is due to the junction leakage current on the  $R_G$  pin, Pin 7. The effect of the gain setting resistor on offset voltage drift is shown in Figure 30. In addition, experience has shown that wire-wound resistors in the gain feedback loop may degrade the offset voltage performance.




Figure 30. Effect of Feedback Resistor on Offset Voltage Drift

### **LEVEL-SHIFTING THE OUTPUT**

A reference voltage, as shown in Figure 31, can be used to level-shift the output. The reference voltage,  $V_R$ , is limited to  $-V_S+3.5~V$  to  $+V_S-2.5~V^1$ . Otherwise, it is nominally tied to midsupply. The voltage source used to level-shift the output should have a low output impedance to avoid contributing to gain error. In addition, it should be able to source and sink current. To minimize offset voltage, the  $V_{REF}$  pins should be connected either to the local ground or to a reference voltage source that is connected to the local ground.




Figure 31. Level-Shifting the Output

The output can also be level-shifted by adding a resistor  $R_{\rm O}$ , as shown in Figure 32. The benefit is that the output can be levelshifted to as low as 100 mV of the negative supply rail and to as high as 200 mV of the positive supply rail, increasing unipolar output swing. This can be useful in applications, such as strain gauges, where the force is only applied in one direction. Another benefit of this configuration is that a supply rail can be used for  $V_{\rm R}$  eliminating the need to add an additional external reference voltage.

The gain changes with the inclusion of Ro. The full expression is

$$V_{OUT} = 2\left(\frac{R_F}{R_G \parallel R_O} + 1\right) V_{IN} - \frac{R_F}{R_O} V_{R'}$$

$$= 2\left(\frac{R_F (R_G + R_O)}{R_G R_O} + 1\right) V_{IN} - \frac{R_F}{R_O} V_{R'}$$
(3)

The following steps can be taken to set the gain and level-shift the output:

- 1. Select an R<sub>F</sub> value. Table 4 shows R<sub>F</sub> values for various gains.
- 2. Solve for  $R_O$  using Equation 4 where  $V_{\mathbb{R}}$  is a voltage source such as a supply voltage.  $V_{\text{DESIRED-LEVEL}}$  is the desired output bias voltage.

$$R_{\rm O} = -\frac{V_{R'} \times R_F}{V_{\rm DESIRED-LEVEL}} \tag{4}$$

3. Solve for R<sub>G</sub>.

$$R_G = \frac{R_O}{\left(\frac{Gain}{2} - 1\right)\frac{R_O}{R_F} - 1} \tag{5}$$




Figure 32. Level-Shifting the Output Without an Additional Voltage Reference




Figure 33. An AD8230 with its Output Biased at -4.8 V; G = 100;  $V_{DESIRED-LEVEL} = -4.8 \text{ V}$ 

 $<sup>^1</sup>$  For G < 10, the reference voltage range is limited to  $-V_S + 4.24 \, V$  to  $+V_S - 2.75 \, V.$ 

**SOURCE IMPEDANCE AND INPUT SETTLING TIME** 

The input stage of the AD8230 consists of two actively driven, differential switched capacitors, as described in Figure 27 and Figure 28. Differential input signals are sampled on  $C_{\text{SAMPLE}}$  such that the associated parasitic capacitances, 70 pF, are balanced between the inputs to achieve high common-mode rejection. On each sample period (approximately 85  $\mu s$ ), these parasitic capacitances must be recharged to the common-mode voltage by the signal source impedance (10  $k\Omega$  max). Should resistors and capacitors be used at the input of the AD8230, care should be taken to maintain close match to maximize CMRR.

## **INPUT VOLTAGE RANGE**

The input common-mode range of the AD8230 is rail to rail. However, the differential input voltage range is limited to, approximately, 750 mV. The AD8230 does not phase invert when its inputs are overdriven.

### INPUT PROTECTION

The input voltage is limited to within 0.6 V beyond the supply rails by the internal ESD protection diodes. Resistors and low leakage diodes can be used to limit excessive, external voltage and current from damaging the inputs, as shown in Figure 34. Figure 36 shows an overvoltage protection circuit between the thermocouple and the AD8230.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw




Figure 34. Overvoltage Input Protection

### POWER SUPPLY BYPASSING

A regulated dc voltage should be used to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance. Bypass capacitors should be used to decouple the amplifier.

The AD8230 has internal clocked circuitry that requires adequate supply bypassing. A 0.1  $\mu F$  capacitor should be placed as close to each supply pin as possible. As shown in Figure 29, a 10  $\mu F$  tantalum capacitor can be used further away from the part.

## POWER SUPPLY BYPASSING FOR MULTIPLE CHANNEL SYSTEMS

The best way to prevent clock interference in multichannel systems is to lay out the PCB with a star node for the positive supply and a star node for the negative supply. Using such a technique, crosstalk between clocks is minimized. If laying out star nodes is not feasible, use wide traces to minimize parasitic inductance and decouple frequently along the power supply traces. Examples are shown in Figure 35. Care and forethought go a long way in maximizing performance.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 35. Use Star Nodes for  $+V_5$  and  $-V_5$  or Use Thick Traces and Decouple Frequently Along the Supply Lines

### **LAYOUT**

The AD8230 has two reference pins:  $V_{\text{REF}}1$  and  $V_{\text{REF}}2$ .  $V_{\text{REF}}1$  draws current to set the internal voltage references. In contrast,  $V_{\text{REF}}2$  does not draw current. It sets the common mode of the output signal. As such,  $V_{\text{REF}}1$  and  $V_{\text{REF}}2$  should be star-connected to ground (or to a reference voltage). In addition, to maximize CMR, the trace between  $V_{\text{REF}}2$  and the gain resistor,  $R_{\text{G}}$ , should be kept short.

### **APPLICATIONS**




Figure 36. Type J Thermocouple with Overvoltage Protection and RFI Filter

The AD8230 can be used in thermocouple applications, as shown in Figure 2 and Figure 36. Figure 36 is an example of such a circuit for use in an industrial environment. Series resistors and low leakage diodes serve to clamp overload voltages (see the Input Protection section for more information). An antialiasing filter reduces unwanted high frequency

signals. The matched 100 M $\Omega$  resistors serve to provide input bias current to the input transistors and serve as an indicator as to when the thermocouple connection is broken. Well-matched 1% 4.99 k $\Omega$  resistors are used to form the antialiasing filter. It is good practice to match the source impedances to ensure high CMR. The circuit is configured for a gain of 193, which provides an overall temperature sensitivity of 10 mV/°C.





Figure 37. Bridge Measurement with Filtered Output

Measuring load cells in industrial environments can be a challenge. Often, the load cell is located some distance away from the instrumentation amplifier. The common-mode potential can be several volts, exceeding the common-mode input range of many 5 V auto-zero instrumentation amplifiers. Fortunately, the AD8230's wide common-mode input voltage range spans 16 V, relieving designers of having to worry about the common-mode range.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

## **OUTLINE DIMENSIONS**



#### **COMPLIANT TO JEDEC STANDARDS MS-012-AA**

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

> Figure 38. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches)

Model	Temperature Range	Package Description	Package Option
AD8230YRZ <sup>1</sup>	−40°C to +125°C	8-Lead SOIC_N	R-8
AD8230YRZ-REEL <sup>1</sup>	-40°C to +125°C	8-Lead SOIC_N, 13" Tape and Reel	R-8
AD8230YRZ-REEL7 <sup>1</sup>	-40°C to +125°C	8-Lead SOIC_N, 7" Tape and Reel	R-8
AD8230-EVAL	M. 1001.	Evaluation Board	

<sup>&</sup>lt;sup>1</sup> Z = Pb-free part.