

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

July 2002

ADC0831/ADC0832/ADC0834/ADC0838 8-Bit Serial I/O A/D Converters with Multiplexer Options Operates ratiometrically or with 5 V_{DC} voltage reference **General Description**

The ADC0831 series are 8-bit successive approximation A/D converters with a serial I/O and configurable input multiplexers with up to 8 channels. The serial I/O is configured to comply with the NSC MICROWIRE[™] serial data exchange standard for easy interface to the COPS™ family of processors, and can interface with standard shift registers or µPs.

The 2-, 4- or 8-channel multiplexers are software configured for single-ended or differential inputs as well as channel assignment.

The differential analog voltage input allows increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features

- NSC MICROWIRE compatible direct interface to COPS family processors
- Easy interface to all microprocessors, or operates "stand-alone"
- **Typical Application** POSITION 5 V nr MICROWIRE COPS ADC0838 BIT STREAM V 5 Vnr PRESSUR TRANSDUCERS ANALOG VOLTAGES) DIGITAL A/D CPU LINK
- TRI-STATE® is a registered trademark of National Semiconductor Corporation. COPS™ and MICROWIRE™ are trademarks of National Semiconductor Corporation

- No zero or full-scale adjust required
- 2-, 4- or 8-channel multiplexer options with address logic
- Shunt regulator allows operation with high voltage supplies
- OV to 5V input range with single 5V power supply
- Remote operation with serial digital data link
- Ē TTL/MOS input/output compatible
- 0.3" standard width, 8-, 14- or 20-pin DIP package Ξí.
- 20 Pin Molded Chip Carrier Package (ADC0838 only)
- Surface-Mount Package

Key Specifications

- Resolution
- Total Unadjusted Error
- Single Supply
 - Low Power
 - **Conversion Time**

ADC0831/ADC0832/ADC0834/ADC0838 8 Bits ±1/2 LSB and ±1 LSB 5 V_{DC} 8-Bit 15 mW 32 µs Serial

Converte


ร


with Multiplexer Options


00558301

Connection Diagrams

ADC0838 8-Channel Mux Small Outline/Dual-In-Line Package (WM and N)








COM internally connected to A GND Top View


Top View





COM internally connected to GND. $V_{\mbox{\scriptsize REF}}$ internally connected to $V_{\mbox{\scriptsize CC}}$. Top View

Top View



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Part Number	Analog Input Channels	Total Unadjusted Error	Package	Temperature Range
ADC0831CCN ADC0831CCWM	N 1979	00Y.CO.1.TW	Molded (N) SO(M)	0°C to +70°C 0°C to +70°C
ADC0832CIWM ADC0832CCN ADC0832CCWM	2	N.100Y.C(±1) N.100Y.COM.TW	SO(M) Molded (N) SO(M)	-40°C to +85°C 0°C to +70°C 0°C to +70°C
ADC0834BCN ADC0834CCN ADC0834CCWM	4	±1/2 ±1	Molded (N) Molded (N) SO(M)	0°C to +70°C 0°C to +70°C 0°C to +70°C
ADC0838BCV ADC0838CCV ADC0838CCN ADC0838CIWM ADC0838CCWM		±1/2 ±1	PCC (V) PCC (V) Molded (N) SO(M) SO(M)	0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C 0°C to +70°C

WWW.100Y.CON

WWW.100Y.CO WWW.100Y.COM.TW

COMTW

WWW.100X.COM.TW

WWW.10Y.COM.TW WWW.00Y.COM.TV WWW.100Y.COM.T WWW.100Y.COM. WWW.100Y.COM

WWW.100Y.C

WWW.1007

WWW.100Y.COM.TW See NS Package Number M14B, M20B, N08E, N14A, WWW.100Y.COM.TW N20A or V20A WWW.100Y.COM.TW

WWW.100Y.COM.TW 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.CO.

DOX.COM.TW

WWW.100Y.COM.TW

2) If Military/Aerospace specified of please contact the National Semic Distributors for availability and sp	onductor Sales Office/	Molded Vapor Infran ESD Su
Current into V ⁺ (Note 3) Supply Voltage, V _{CC} (Note 3)	15 mA 6.5V	Oper
Voltage Logic Inputs	–0.3V to V _{CC} + 0.3V	Supply Temper
Analog Inputs	–0.3V to V _{CC} + 0.3V	ADCO ADCO

Absolute Maximum Ratings (Notes 1,

Input Current per Pin (Note 4)

at T_A=25°C (Board Mount)

Lead Temperature (Soldering 10

Package

sec.)

Storage Temperature Package Dissipation

Dual-In-Line Package (Plastic)	260°C
Molded Chip Carrier Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
ESD Susceptibility (Note 5)	2000V

Operating Ratings (Notes 1, 2)

Supply Voltage, V _{CC}	4.5 V _{DC} to 6.3 V _{DC} TMINSTASTMAN
Temperature Range	T _{MIN} ≤T _A ≤T _{MAX}
ADC0832/8CIWM	-40°C to +85°C
ADC0834BCN,	
ADC0838BCV,	
ADC0831/2/4/8CCN,	
ADC0838CCV,	
ADC0831/2/4/8CCWM	0°C to +70°C

Converter and Multiplexer Electrical Characteristics The following specifications apply for $V_{CC} = V_{+} = V_{REF} = 5V$, $V_{REF} \le V_{CC} + 0.1V$, $T_A = T_j = 25^{\circ}C$, and $f_{CLK} = 250$ kHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} .

±5 mA

-65°C to +150°C

±20 mA

0.8W

WWW.100Y.COM.		Conditions	N.N.N.C	IWM Device	es M.TV	BCV,	M.TV		
Parameter		CON.TW	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Units
CONVERTER AND MULTIP	PLEXE	R CHARACTERI	STICS	W.1001	COM	T.		W.100 *	100
Total Unadjusted Error ADC0838BCV ADC0834BCN ADC0838CCV ADC0831/2/4/8CCN ADC0831/2/4/8CCWM ADC0832/8CIWM	07.C 007.C 1007. 1.1007 1.1007	V _{REF} =5.00 V (Note 6)	2 2 2	WWW.100 WWW.10 WWW.11 WWW.11 #1	1.00 N.CON 10Y.CO 100Y.CO 100Y.CO	TW M.TW M.TW OM.TV COM.TV	±1/2 ±1/2 ±1 ±1 ±1 ±1	±½ ±½ ±1 ±1 ±1	LSB (Max)
Minimum Reference Input Resistance (Note 7)	W.10	OY.COM.T	3.5	1.3	N.1001	3.5	1.3	1.3	kΩ
Maximum Reference Input Resistance (Note 7)	NW.	100Y.COM	3.5	5.9	W.100	3.5	5.4	5.9	kΩ
Maximum Common-Mode	A A A	N.100Y.CO	M.TW	V _{cc} +0.05	WW.19	ov.co	V _{CC} +0.05	V _{cc} +0.05	V
Minimum Common-Mode Input Range (Note 8)	MN	W.100Y.C	M.TV	GND –0.05	MMM.		GND –0.05	GND-0.05	V
DC Common-Mode Error	W	NY. OOY.	±1/16	±1/4		±1/16	±1⁄4	±1⁄4	LSB
Change in zero error from V_{CC} =5V to internal zener operation (Note 3)	4	15 mA into V+ V _{CC} =N.C. V _{REF} =5V	COMP	1			1	1	LSB
V_z , internal diode breakdown (at V ₊) (Note 3)	MIN MAX	15 mA into V+		6.3 8.5			6.3 8.5	6.3 8.5	V

Converter and Multiplexer Electrical Characteristics The following specifications apply for $V_{CC} = V_{H} = V_{REF} = 5V$, $V_{REF} \le V_{CC} + 0.1V$, $T_A = T_j = 25^{\circ}C$, and $f_{CLK} = 250$ kHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} . (Continued)

oy.com.

	Conditions	C C	IWM Device	es 📢		CCV, CCW d CCN Dev		
Parameter	WWW.	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Units
CONVERTER AND MULTIPLEX	ER CHARACTER	ISTICS	COMP	S.	WWW	V.Ive	COM	N
Power Supply Sensitivity	V _{CC} =5V±5%	±1/16	±1/4	±1⁄4	±1/16	±1/4	±1/4	LSB
_{OFF} , Off Channel Leakage	On Channel=5V,	N.1007	-0.2	NT N	AL.	-0.2	x.com?	μA
current (Note 9)	Off Channel=0V	WW.LO	0Y.C10M	WT.I	1	WW.L	or.com	I.TW
	On Channel=0V,	WWW.	+0.2	M.TW		+0.2	00 [°] +1 100 [°] X.CC	μA
WWW.1001.COM	Off Channel=5V	WWW	10+1 - 100¥.C	ONL.	N	WWW	100Y.C	ON.I
_{ON} , On Channel Leakage	On Channel=0V,	WW	-0.2	COM.	N I	-0.2	W.IOOY.	μA
Current (Note 9)	Off Channel=5V	N	VN- <u>1</u> 00)	K.COM	WT	W	VN.100 3	Y.CON
	On Channel=5V,	1	+0.2	07.CO	MITW	+0.2	10 +1 10	μA
WW 100	Off Channel=0V	8	+1	00Y.C	OM.TW	V V	WWW.	001.C
IGITAL AND DC CHARACTER	ISTICS		WIT	100 -	COM	1	WW	Inc
_{N(1)} , Logical "1" Input bltage (Min)	V _{CC} =5.25V		2.0	V.100X.	COM.T	2.0	2.0	V
/ _{IN(0)} , Logical "0" Input /oltage (Max)	V _{CC} =4.75V	WTN	0.8	W.100	A'COMP	0.8	0.8	V V
_{N(1)} , Logical "1" Input Current (Max)	V _{IN} =5.0V	0.005	1 🕅	WW.10	0.005	WT.	1	μA
_{N(0)} , Logical "0" Input Current (Max)	V _{IN} =0V	-0.005	-1	N.M.M.	-0.005	ON.TW	-1	μA
/ _{OUT(1)} , Logical "1" Output	V _{CC} =4.75V	TI	N	AN.	1001.	TIM		N.
oltage (Min)	Ι _{ουτ} =–360 μΑ Ι _{ουτ} =–10 μΑ	COM.T	2.4 4.5	WWY	N.100X	2.4 4.5	2.4 4.5	V V
V _{OUT(0)} , Logical "0" Output Voltage (Max)	V _{CC} =4.75V I _{OUT} =1.6 mA	X.COM	0.4	W	N.N.100	0.4	0.4	V
DUT, TRI-STATE Output	V _{OUT} =0V	-0.1	-3		-0.1	-3	-3	μA
urrent (Max)	V _{OUT} =5V	0.1	3		0.1	+3	+3	μA
OURCE, Output Source	V _{OUT} =0V	-14	-6.5		-14	-7.5	-6.5	mA
SINK, Output Sink Current (Min)	V _{OUT} =V _{CC}	16	8.0	N.	16	9.0	8.0	mA
_{CC} , Supply Current (Max) ADC0831, ADC0834,	MW	0.9	2.5		0.9	2.5	2.5	mA
ADC0838	WW	11						
ADC0832	Includes Ladder Current	2.3	6.5		2.3	6.5	6.5	mA
		勝 特 力 胜特力电 胜特力电 Http://	子(上海) 86	-21-5415 -755-832	51736 298787			

AC Characteristics

The following specifications apply for V_{CC} = 5V, t_r = t_f = 20 ns and 25°C unless otherwise specified

Parameter	Conditions	Typ (Note 12)	Tested Limit (Note 13)	Design Limit (Note 14)	Limit Units
f _{CLK} , Clock Frequency Mi	1 1002. ONLIT	W.1001.	10	c1	kHz
Ma	x 1001.00	1001	T.M	400	kHz
t _C , Conversion Time	Not including MUX Addressing Time	WW.	8	N	1/f _{CLK}
Clock Duty Cycle Mi	CON.	WW.100	A COMP.	40	%
(Note 10) Ma	x	10	MON	60	%
$t_{SET-UP}, \overline{CS}$ Falling Edge or	The second second	NN II	10Y.	250	ns
Data Input Valid to CLK	NW. LOC ONL.	WWW.	N.COM	W	
Rising Edge	W.100 L. COM.1	WW.	CO	M. L	
t _{HOLD} , Data Input Valid	WWW 100Y.CONLTW	N. T.	1001.	90	ns
after CLK Rising Edge	WWW. OOY.COM TW	WW	100X.C	WTI	
t _{pd1} , t _{pd0} —CLK Falling	C _L =100 pF	WW	N.Y.	Wn.	
Edge to Output Data Valid	Data MSB First	650	W.100 -	1500	ns
(Note 11)	Data LSB First	250	1001	600	ns
t _{1H} , t _{oH} ,—Rising Edge of	C _L =10 pF, R _L =10k	125 🔨	N 1 00	250	N ns
CS to Data Output and	(see TRI-STATE® Test Circuits)		WW.IO	V.CON.	W
SARS Hi–Z	C _L =100 pf, R _L =2k		500	COM	ns
C _{IN} , Capacitance of Logic	WW 100Y.COM.T	5	LIN	01.001	pF
Input	WWW. ODY.COM	N/	WW	.00Y.CO.	WTN
C _{OUT} , Capacitance of Logic	WWW.Loov.COM.	5	WWW.	OD.Y.CO	pF
Outputs	Mon Million CON		V	.100	DNr.

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the ground plugs.

Note 3: Internal zener diodes (6.3 to 8.5V) are connected from V+ to GND and V_{CC} to GND. The zener at V+ can operate as a shunt regulator and is connected to V_{CC} via a conventional diode. Since the zener voltage equals the A/D's breakdown voltage, the diode insures that V_{CC} will be below breakdown when the device is powered from V+. Functionality is therefore guaranteed for V+ operation even though the resultant voltage at V_{CC} may exceed the specified Absolute Max of 6.5V. It is recommended that a resistor be used to limit the max current into V+. (See *Figure 3* in Functional Description Section 6.0)

Note 4: When the input voltage (V_{IN}) at any pin exceeds the power supply rails $(V_{IN} < V^- \text{ or } V_{IN} > V^+)$ the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 5: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 6: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.

Note 7: Cannot be tested for ADC0832.

Note 8: For $V_{IN}(-) \ge V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct — especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} or V_{REF} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 9: Leakage current is measured with the clock not switching.

Note 10: A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits, the minimum, time the clock is high or the minimum time the clock is low must be at least 1 µs. The maximum time the clock can be high is 60 µs. The clock can be stopped when low so long as the analog input voltage remains stable.


Note 11: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (see Block Diagram) to allow for comparator response time.


Note 12: Typicals are at 25°C and represent most likely parametric norm.


Note 13: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).


Note 14: Guaranteed but not 100% production tested. These limits are not used to calculate outgoing quality levels.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw














ADC0831/ADC0832/ADC0834/ADC0838

00Y.COM.T

100X.COM.T

WW.10

WWW

Functional Description

1.0 multiplexer Addressing

The design of these converters utilizes a sample-data comparator structure which provides for a differential analog input to be converted by a successive approximation routine. The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software-configurable single-ended, differential, or a new pseudo-differential option which will convert the difference between the voltage at any analog input and a common terminal. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be

WWW.100Y.COM.TV

WWW.100Y.COM.T

enabled and whether this input is single-ended or differential. In the differential case, it also assigns the polarity of the channels. Differential inputs are restricted to adjacent channel pairs. For example channel 0 and channel 1 may be selected as a different pair but channel 0 or 1 cannot act differentially with any other channel. In addition to selecting differential mode the sign may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is best illustrated by the MUX addressing codes shown in the following tables for the various product options.

The MUX address is shifted into the converter via the DI line. Because the ADC0831 contains only one differential input channel with a fixed polarity assignment, it does not require addressing.

The common input line on the ADC0838 can be used as a pseudo-differential input. In this mode, the voltage on this pin is treated as the "-" input for any of the other input channels. This voltage does not have to be analog ground; it can be any reference potential which is common to all of the inputs. This feature is most useful in single-supply application where the analog circuitry may be biased up to a potential other than ground and the output signals are all referred to this potential.

WWW.100Y.COM.T

TABLE 1. Multiplexer/Package Options

	Single-Ended	Differential	Package Pins
ADC0831			
		N. 1100x.	8
ADC0832	2	WWY	8
ADC0834	4	2	14
ADC0838	8	4	20
	OM.TW	4 0.100	20

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

> WWW.100Y.CO WWW.100Y.CC

Single-Ended MUX Mode

MUX Address Analog Single-Ended Channel # SGL/ ODD/ SELECT 0 1 2 3 4 5 6 7 COM

TABLE 2. MUX Addressing: ADC0838

	CICN	1001		\mathbf{T}			N	-11	00.7.		1.1	
DIF	SIGN	1.5	0	2.º	~ 1					CU		<xi< th=""></xi<>
1	0	000	0	+					100,		1.10	-
1	0	0	NTCO		W.	+	N		100	1.0	A	10
1	0	11.	0	Jør.	~			+	1.2	.V.C	0	No.
1	0	1.1	1	Mo.		т		- TA	N.Y	+	CO1	- · -
1	1 🔨	0	0		+	N		N		001		N'T.
1	1	0	101	CO.		N	+	N		100		177
1	1	1	0	1 CC	Wr.	In		-	(+)		V.C	025
1	1	1	ot 100		M.					1.10	+	07.

TABLE 3. MUX Addressing: ADC0838

WW.100X.COM.TW **MUX Address** Analog Differential Channel-Pair # OM.TW SGL/ SELECT 0 2 ODD/ ۲. 3 DIF SIGN 0 2 5 7 1 0 1 3 4 6 0 0 0 0 + -.COM.TW 0 0 0 1 1 + r.com.T 0 0 1 0 4 + by.COM.TW 0 0 1 1 + _ 0 1 0 0 -+ DOX.COM.TY 0 1 0 1 _ + WWW.100Y.COM.T 0 1 1 0 ų. + 0 1 1 1 _ WWW.100Y.COM. NWW.I

TABLE 4. MUX Addressing: ADC0834

Single-Ended MUX Mode

	MUX Addres	W.100	Char	Channel #		
SGL/	ODD/	SELECT	.W.10	01.00	MIT	
DIF	SIGN	1 📢	0	001.U	2	3
1	0.0	0	1 + V -	.Vo	OW	N
1.100	0	1	WIN	Too	CO+1.	1
1,00	1	0	N.	1.1040 2	Mon	U.A.
1	V.CP	r 1	NW.			- T

COM is internally tied to A GND

TABLE 5. MUX Addressing: ADC0834 Mode

Differential MUX Mode

N.	MUX Addre	SS		Chan	inel #	
SGL/	ODD/	SELECT				
DIF	SIGN	1.1	0	1	2	3
0	0	0 0	+	-		
0	0	1			+	-
0	1	0	-	+		
0	1	1			_	+

W.100X.COI W.100Y.CO WW.100Y.CC

TABLE 6. MUX Addressing: ADC0832 Single-Ended MUX Mode

MUX A	ddress	Chan	nel #	
SGL/ DIF	ODD/ SIGN	0	1	
110	0	+1		
1	1.00	17.	+	
COM is inte	rnally tied to	AGND		

TABLE 7. MUX Addressing: ADC0832 **Differential MUX Mode**

MUX Address		Channel #		
SGL/ DIF	ODD/ SIGN	0	MI	
0	0	+ C	DNF.	
0	111	<u> 10 7. </u>	+	

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

ADC0831/ADC0832/ADC0834/ADC0838

100X.COM.T

N.100Y.COM

WWW

Since the input configuration is under software control, it can be modified, as required, at each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion. Figure 1 illustrates the input flexibility which can be achieved.

The analog input voltages for each channel can range from 50 mV below ground to 50 mV above V_{CC} (typically 5V) without degrading conversion accuracy.

2.0 THE DIGITAL INTERFACE

WW.100Y.COM.T


A most important characteristic of these converters is their serial data link with the controlling processor. Using a serial communication format offers two very significant system improvements; it allows more function to be included in the converter package with no increase in package size and it can eliminate the transmission of low level analog signals by locating the converter right at the analog sensor; transmitting highly noise immune digital data back to the host processor.


To understand the operation of these converters it is best to refer to the Timing Diagrams and Functional Block Diagram and to follow a complete conversion sequence. For clarity a separate diagram is shown of each device.

1. A conversion is initiated by first pulling the \overline{CS} (chip select) line low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word.

2. A clock is then generated by the processor (if not provided continuously) and output to the A/D clock input.







3. On each rising edge of the clock the status of the data in (DI) line is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on this line (all leading zeros are ignored). Following the start bit the converter expects the next 2 to 4 bits to be the MUX assignment word.

4. When the start bit has been shifted into the start location of the MUX register, the input channel has been assigned and a conversion is about to begin. An interval of V_2 clock period (where nothing happens) is automatically inserted to allow the selected MUX channel to settle. The SAR status line goes high at this time to signal that a conversion is now in progress and the DI line is disabled (it no longer accepts data).

5. The data out (DO) line now comes out of TRI-STATE and provides a leading zero for this one clock period of MUX settling time.

6. When the conversion begins, the output of the SAR comparator, which indicates whether the analog input is greater than (high) or less than (low) each successive voltage from the internal resistor ladder, appears at the DO line

on each falling edge of the clock. This data is the result of the conversion being shifted out (with the MSB coming first) and can be read by the processor immediately.

7. After 8 clock periods the conversion is completed. The SAR status line returns low to indicate this $\frac{1}{2}$ clock cycle later.

8. If the programmer prefers, the data can be provided in an LSB first format [this makes use of the shift enable (\overline{SE}) control line]. All 8 bits of the result are stored in an output shift register. On devices which do not include the \overline{SE} control line, the data, LSB first, is automatically shifted out the DO line, after the MSB first data stream. The DO line then goes low and stays low until \overline{CS} is returned high. On the ADC0838 the \overline{SE} line is brought out and if held high, the value of the LSB remains valid on the DO line. When \overline{SE} is forced low, the data is then clocked out LSB first. The ADC0831 is an exception in that its data is only output in MSB first format.

9. All internal registers are cleared when the \overline{CS} line is high. If another conversion is desired, \overline{CS} must make a high to low transition followed by address information.

The DI and DO lines can be tied together and controlled through a bidirectional processor I/O bit with one wire. This is

possible because the DI input is only "looked-at" during the MUX addressing interval while the DO line is still in a high impedance state.

3.0 Reference Considerations


The voltage applied to the reference input to these converters defines the voltage span of the analog input (the difference between $V_{\rm IN(MAX)}$ and $V_{\rm IN(MIN)}$) over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the reference input resistance of typically 3.5 k Ω . This pin is the top of a resistor divider string used for the successive approximation conversion.


In a ratiometric system, the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the V_{REF} pin can be

tied to $V_{\rm CC}$ (done internally on the ADC0832). This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy, where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V_{REF} /256).





4.0 The Analog Inputs

The most important feature of these converters is that they can be located right at the analog signal source and through just a few wires can communicate with a controlling processor with a highly noise immune serial bit stream. This in itself greatly minimizes circuitry to maintain analog signal accuracy which otherwise is most susceptible to noise pickup. However, a few words are in order with regard to the analog inputs should the input be noisy to begin with or possibly riding on a large common-mode voltage.

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" input is $1/_2$ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

$$V_{error}(max) = V_{PEAK}(2\pi f_{CM}) \left(\frac{0.5}{f_{CLK}}\right)$$

where $f_{\rm CM}$ is the frequency of the common-mode signal,

 V_{PEAK} is its peak voltage value and f_{CLK} , is the A/D clock frequency.

For a 60 Hz common-mode signal to generate a 1/4 LSB error (\approx 5 mV) with the converter running at 250 kHz, its peak value would have to be 6.63V which would be larger than allowed as it exceeds the maximum analog input limits.

Due to the sampling nature of the analog inputs short spikes of current enter the "+" input and exit the "-" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output

resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 $k\Omega$.

This source resistance limitation is important with regard to the DC leakage currents of input multiplexer as well. The worst-case leakage current of $\pm 1 \ \mu A$ over temperature will create a 1 mV input error with a 1 k Ω source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

5.0 Optional Adjustments

5.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{\rm IN(MIN)}$, is not ground a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any $V_{\rm IN}$ (–) input at this $V_{\rm IN(MIN)}$ value. This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V_{IN}(–) input and applying a small magnitude positive voltage to the V_{IN}(+) input. Zero error is the difference between the actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal ½ LSB value (½ LSB=9.8 mV for V_{REF}=5.000 V_{DC}).

5.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1 ½ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input (or V_{CC} for the ADC0832) for a digital output code which is just changing from 1111 1110 to 1111 1111.

5.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V_{IN} (+) voltage which equals this desired zero reference plus 1/2 LSB (where the LSB is calculated for the desired analog span, using 1 LSB= analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.

The full-scale adjustment should be made [with the proper $V_{IN}(-)$ voltage applied] by forcing a voltage to the $V_{IN}(+)$ input which is given by:

$$V_{\text{IN}}(+) \text{ fs adj} = V_{\text{MAX}} - 1.5 \left[\frac{(V_{\text{MAX}} - V_{\text{MIN}})}{256} \right]$$

where:

and

 V_{MAX} = the high end of the analog input range

 V_{MIN} = the low end (the offset zero) of the analog range.

(Both are ground referenced.)

The V_{REF} (or $V_{\mathsf{CC}})$ voltage is then adjusted to provide a code change from $\mathsf{FE}_{\mathsf{HEX}}$ to $\mathsf{FF}_{\mathsf{HEX}}.$ This completes the adjustment procedure.

6.0 Power Supply

A unique feature of the ADC0838 and ADC0834 is the inclusion of a zener diode connected from the V⁺ terminal to ground which also connects to the V_{CC} terminal (which is the actual converter supply) through a silicon diode, as shown in *Figure 3*. (Note 3)





FIGURE 3. An On-Chip Shunt Regulator Diode

This zener is intended for use as a shunt voltage regulator to eliminate the need for any additional regulating components. This is most desirable if the converter is to be remotely located from the system power source. *Figure 4* and *Figure 5* illustrate two useful applications of this on-board zener when an external transistor can be afforded.

An important use of the interconnecting diode between V⁺ and V_{CC} is shown in *Figure 6* and *Figure 7*. Here, this diode is used as a rectifier to allow the V_{CC} supply for the converter to be derived from the clock. The low current requirements of the A/D and the relatively high clock frequencies used (typically in the range of 10k–400 kHz) allows using the small value filter capacitor shown to keep the ripple on the V_{CC} line to well under 1⁄4 of an LSB. The shunt zener regulator can also be used in this mode. This requires a clock voltage swing which is in excess of V_z. A current limit for the zener is needed, either built into the clock generator or a resistor can be used from the CLK pin to the V⁺ pin.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw


$ \begin{array}{ c c c c c } \hline Cop Coding Example \\ \hline Mnemonic & Instruction \\ Lei & ENABLES SIO'S INPUT AND OUTPUT \\ SC & C = 1 \\ OGI & G0 = 0 (\overline{CS} = 0) \\ CLR A & CLEARS ACCUMULATOR \\ AISC 1 & LOADS ACCUMULATOR WITH 1 \\ XAS & EXCHANGES SIO WITH ACCUMULATOR \\ AND STARTS SK CLOCK \\ LDD & LOADS MUX ADDRESS FROM RAM \\ INTO ACCUMULATOR \\ AXS & LOADS MUX ADDRESS FROM RAM \\ INTO ACCUMULATOR TO SIO REGISTER \uparrow f CONTINUE \\ ACCUMULATOR TO SIO REGISTER \\ \uparrow f SINSTRUCTIONS \\ ACCUMULATOR TO SIO REGISTER \\ \uparrow f SINSTRUCTIONS \\ ACCUMULATOR RISC A CLEARS ACCUMULATOR \\ AXS & READS HIGH ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ RC & C = 0 \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ XIS & PUTS HIGH ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ RC & C = 0 \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ RC & A & (C-RESULT \\ ACCUMULATOR AND STOPS SK \\ XIS & PUTS LOW ORDER NIBBLE INTO RAM \\ OGI & G0 = 1 (\overline{CS} = 1) \\ LEI & DISABLES SIO'S INPUT AND OUTPUT \\ PULSE & ORL & P1, #04 & SK (-1 \\ NOP & DELAY \\ ANL & P1, #0FBH & SK (-0 \\ CHL & P1, #0FBH &$	Applications (Continued)		8048 CODING EXAMPLE			
MnemonicInstructionSTART:ANL $P1$, #077HSELECT A/D (CS = MOVLEIENABLES SIO'S INPUT AND OUTPUTMOV A , #ADDR $A \leftarrow MUX ADDRESS$ SCC = 1CUEARS ACCUMULATORCUEARS ACCUMULATORIDC (DADS ACCUMULATOR WITH 1XASCLCARA CLEARS ACCUMULATORJC ONETEST BITAND TARTS SK CLOCKAND STARTS SK CLOCKBIT=0LDDLOADS MUX ADDRESS FROM RAMONE:ORLP1, #07EHINTO ACCUMULATORINTO ACCUMULATORONE:ORLP1, #1XASLOADS MUX ADDRESS FROMONE:ORLP1, #1XASLOADS MUX ADDRESS FROMONE:ORLPULSENOPDONECONTINUEBIT=1XASLOADS MUX ADDRESS FROMONE:ORLP1, #1NOPDONECONTINUE UNTILDONEXASREADS HIGH ORDER NIBBLE INTO RAMMOVB, #8BIT COUNTER<+8XASREADS LOW ORDER NIBBLE INTO RAMNOVA, CA<-RESULTRCC = 0MOV A, CA<-RESULTDONEXASREADS LOW ORDER NIBBLE INTO RAMMOVC, AC<-RESULTNGGG0=1 (CS =1)RETR:PULSE SUBROUTIDONELEIDISABLES SIO'S INPUT AND OUTPUTPULSE:ORLP1, #04VISORLES SIO'S INPUT AND OUTPUT:PULSE:ORLP1, #04VISDISABLES SIO'S INPUT AND OUTPUT:PULSE:CORLP1, #04NOP:DELAYNOP:DELAYNOP <th></th> <th></th> <th></th> <th>Mnemo</th> <th>nic</th> <th>Instruction</th>				Mnemo	nic	Instruction
LEI ENABLES SIO'S INPUT AND OUTPUT MOU OUTPUT MOU AND OUTPUT MOU A, #ADDR SS SID (COUNTERFESS) SC C = 1 MOV A, #ADDR ACHINICATOR ADDRESS STOM RAM INTO ACCUMULATOR WITH 1 XAS EXCHANGES SIO WITH ACCUMULATOR AND STARTS SK CLOCK BIT =0 LDD LOADS MUX ADDRESS FROM RAM INTO ACCUMULATOR CONTINUE SBIT =1 LDD LOADS MUX ADDRESS FROM RAM INTO ACCUMULATOR TO SIO REGISTER \uparrow SINSTRUCTIONS \downarrow CONTINUE UNTIL DONE CALL PULSE (PULSE SK 0 \rightarrow 1 \rightarrow C SYNC SYNC SYNC SYNC SYNC SYNC SYNC SYN			START:	ANL	P1, #0F7H	;SELECT A/D ($\overline{CS} = 0$
SCC = 1MOVA, #ADDH:A←MUX ADDHESSOGIG0=0 ($\overline{CS} = 0$)LOOP 1:RRCA:CY←ADDRESS BITCLR ACLEARS ACCUMULATORJCONE:TEST BITAISC 1LOADS ACCUMULATOR WITH 1JCSIT=0XASEXCHANGES SIO WITH ACCUMULATORJMPCONT:CONTINUEIDDLOADS MUX ADDRESS FROM RAMINTO ACCUMULATORONE:ORLP1, #1INTO ACCUMULATORINTO ACCUMULATORONE:CALLPULSE:FVLSE SK 0→1→0NOP—				MOV	B, #5	;BIT COUNTER←5
OGI $G0=0$ ($\overline{CS}=0$)LOOP 1:HRC A $CY\leftarrow ADDRESS BICLR ACLEARS ACCUMULATORJCNESIT=0AISC 1LOADS ACCUMULATOR WITH 1SIT=0SIT=0XASEXCHANGES SIO WITH ACCUMULATORAND STARTS SK CLOCKJMPCONTSCONTINUELDDLOADS MUX ADDRESS FROM RAMINTO ACCUMULATORONE:ORLP1, #0FEHDI0NOPSIT=1DI1SIT=1DI1SIT=1XASLOADS MUX ADDRESS FROMACCUMULATOR TO SIO REGISTER\uparrowONE:ORLP1, #1DI1XASREADS HIGH ORDER NIBBLE (4 BITS)INTO ACCUMULATOR\uparrowMOVB, #8BIT COUNTER-BXASREADS HIGH ORDER NIBBLE INTOACCUMULATORMOVB, #8BIT COUNTER-BXASREADS LOW ORDER NIBBLE INTOACCUMULATOR AND STOPS SKMOVA, C:A \leftarrow RESULTXISPUTS LOW ORDER NIBBLE INTOACCUMULATOR AND STOPS SKMOVA, C:A \leftarrow RESULTXISPUTS LOW ORDER NIBBLE INTOACCUMULATOR AND STOPS SKMOVA, C:A \leftarrow RESULTXISPUTS LOW ORDER NIBBLE INTOACCUMULATOR AND STOPS SKMOVC, A:C \leftarrow RESULTXISPUTS LOW ORDER NIBBLE INTOACCUMULATOR AND STOPS SKMOVC, A:C \leftarrow RESULTXISPUTS LOW ORDER NIBBLE INTOACCUMULATOR AND STOPS SKMOVC, A:C \leftarrow RESULTXISPUTS LOW ORDER NIBBLE INTO RAMGGIG0=1 (\overline{CS}=1)RETR:PULSE SUBROUTILEIDISABLES SIO'S INPUT AND OUTPUT:PULSE<$					A, #ADDR	
CLR ACLEARS ACCUMULATORJCONE(1EST BI)AISC 1LOADS ACCUMULATOR WITH 1SBT=0 $BIT=0$ XASEXCHANGES SIO WITH ACCUMULATOR AND STARTS SK CLOCKJMPCONT $CONTINUE$ $BIT=1LDDLOADS MUX ADDRESS FROM RAMINTO ACCUMULATORONE:ORLP1, #1DI\leftarrow1CONTINUENOPDJNZB, LOOP 1CONTINUE UNTILDONEXASLOADS MUX ADDRESS FROMACCUMULATOR TO SIO REGISTER\uparrowONE:ORLP1, #1DI\leftarrow1CONTINUE UNTILDONEXASREADS HIGH ORDER NIBBLE (4 BITS)INTO ACCUMULATOR\uparrowLOOP 2:CALLPULSEFPULSE SK 0 \rightarrow 1 \rightarrow 0SYNCXASREADS HIGH ORDER NIBBLE INTO RAMCLR ACLEARS ACCUMULATORMOVB, #8BIT COUNTER \leftarrow 8SYNCXISPUTS HIGH ORDER NIBBLE INTOACCUMULATOR AND STOPS SKMOVA, P1(C \leftarrow RESULT)MOV C, A(C \leftarrow RESULT)MOV C, A(C \leftarrow RESULT)ONEXISPUTS LOW ORDER NIBBLE INTO RAMOGIG0=1 (CS = 1)RETRPULSE SUBROUTIDONEXISPUTS LOW ORDER NIBBLE INTO RAMOGIG0=1 (CS = 1)RETRPULSE SUBROUTIDONELEIDISABLES SIO'S INPUT AND OUTPUTPULSEORLP1, #0FBHSK \leftarrow 0VLSESIO'S INPUT AND OUTPUTPULSE ORL P1, #04SK \leftarrow 0NOPLEIDISABLES SIO'S INPUT AND OUTPUTPULSE ORL P1, #04SK \leftarrow 0NOP$			LOOP 1:	RRC		
AISC 1 LOADS ACCUMULATOR WITH 1 XAS EXCHANGES SIO WITH ACCUMULATOR AND STARTS SK CLOCK LDD LOADS MUX ADDRESS FROM RAM INTO ACCUMULATOR NOP $-$ XAS LOADS MUX ADDRESS FROM ACCUMULATOR TO SIO REGISTER \uparrow 8 INSTRUCTIONS \downarrow XAS READS HIGH ORDER NIBBLE (4 BITS) INTO ACCUMULATOR XAS READS HIGH ORDER NIBBLE INTO RAM XIS PUTS HIGH ORDER NIBBLE INTO RAM CLR A CLEARS ACCUMULATOR CLR A CLEARS ACCUMULATOR ACCUMULATOR AND STOPS SK XIS PUTS LOW ORDER NIBBLE INTO RAM CLR A CLEARS ACCUMULATOR ACCUMULATOR AND STOPS SK XIS PUTS LOW ORDER NIBBLE INTO RAM CGI G0=1 ($\overline{CS} = 1$) LEI DISABLES SIO'S INPUT AND OUTPUT $EI = \frac{1}{2}$ $EI = \frac{1}{$				JC	ONE	;TEST BIT
XASEXCHANGES SIO WITH ACCUMULATOR AND STARTS SK CLOCKZEHO:ANLP1, #0FEH:DIC-0LDDLOADS MUX ADDRESS FROM RAM INTO ACCUMULATORINTO ACCUMULATORINTOIBIT=1NOP——ONE:ORLP1, #1IDIC-1XASLOADS MUX ADDRESS FROM ACCUMULATOR TO SIO REGISTER \downarrow IONE:CALLPULSE:PULSE SK 0→1→CXASREADS HIGH ORDER NIBBLE (4 BITS) INTO ACCUMULATOR \uparrow MOVB, #8:BIT COUNTERC-8XISPUTS HIGH ORDER NIBBLE (4 BITS) INTO ACCUMULATORINTO ACCUMULATORMOVB, #8:BIT COUNTERC-8XASREADS LOW ORDER NIBBLE INTO RAM ACCUMULATOR AND STOPS SKINOVA, C:AC-RESULTXISPUTS LOW ORDER NIBBLE INTO RAM ACCUMULATOR AND STOPS SKMOVA, C:AC-RESULTXISPUTS LOW ORDER NIBBLE INTO RAM ACCUMULATOR AND STOPS SKMOVA, C:AC-RESULTXISPUTS LOW ORDER NIBBLE INTO RAM ACCUMULATOR AND STOPS SKMOVC, A:CC-RESULTXISPUTS LOW ORDER NIBBLE INTO RAM ACCUMULATOR AND STOPS SKMOVC, A:CC-RESULTXISPUTS LOW ORDER NIBBLE INTO RAM ACCUMULATOR AND OUTPUTIND:PULSE SUBROUTIVILSEDISABLES SIO'S INPUT AND OUTPUT:PULSE:PULSE SUBROUTIVILSEDISABLES SIO'S INPUT AND OUTPUT:PULSE::PULSE SUBROUTIPULSE:ORLP1, #0FBH:SK-0NOP:DELAY ANL:P1, #0FBH:SK-0ND:DELAY ANL:P1, #0FBH:SK-0 <td></td> <td></td> <td></td> <td></td> <td></td> <td>;BIT=0</td>						;BIT=0
AND STARTS SK CLOCK LDD LOADS MUX ADDRESS FROM RAM INTO ACCUMULATOR NOP XAS LOADS MUX ADDRESS FROM ACCUMULATOR TO SIO REGISTER \uparrow S INSTRUCTIONS \downarrow XAS READS HIGH ORDER NIBBLE (4 BITS) INTO ACCUMULATOR XAS READS HIGH ORDER NIBBLE INTO RAM CLR A CLEARS ACCUMULATOR RC C = 0 XAS READS LOW ORDER NIBBLE INTO RAM CLR A CLEARS ACCUMULATOR RC C = 0 XAS READS LOW ORDER NIBBLE INTO RAM CLR A CLEARS ACCUMULATOR RC C = 0 XAS READS LOW ORDER NIBBLE INTO RAM CLR A CLEARS ACCUMULATOR RC C C = 0 XAS READS LOW ORDER NIBBLE INTO RAM CLR A CLEARS ACCUMULATOR RC C C = 0 XAS READS LOW ORDER NIBBLE INTO RAM OGI G0=1 ($\overline{CS} = 1$) LEI DISABLES SIO'S INPUT AND OUTPUT LEI DISABLES SIO'S INPUT AND OUTPUT PULSE: ORL P1, #04 PULSE: ORL P1, #04 PULSE SUBROUTI PULSE: ORL P1, #04 $PULSE SUBROUTIPULSE: ORL P1, #04 PULSE SUBROUTIPULSE: ORL P1, #0FBH ;SK - 0 RET$			ZERO:	ANL	P1, #0FEH	;DI←0
$ \begin{array}{ccccc} LDD & LOADS MUX ADDRESS FROM RAM \\ INTO ACCUMULATOR & ONE: & ORL & P1, #1 & DI \leftarrow 1 \\ CONT: & CALL & PULSE & ;PULSE SK 0 \rightarrow 1 \rightarrow 0 \\ DJNZ & B, LOOP 1 & ;CONTINUE UNTILL DONE \\ ACCUMULATOR TO SIO REGISTER \\ \uparrow & & \uparrow & \\ & & \downarrow & \\ XAS & READS HIGH ORDER NIBBLE (4 BITS) \\ INTO ACCUMULATOR & \\ XIS & PUTS HIGH ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR \\ RC & C = 0 \\ XAS & READS LOW ORDER NIBBLE INTO RAM \\ CLR A & CLEARS ACCUMULATOR AND STOPS SK \\ XIS & PUTS LOW ORDER NIBBLE INTO RAM \\ OGI & G0=1 (\overline{CS} = 1) \\ LEI & DISABLES SIO'S INPUT AND OUTPUT \\ \hline \\ ULSE & ORL & P1, #04 \\ SK \leftarrow 1 \\ NOP & DELAY \\ ANL & P1, #0FBH ; SK \leftarrow 0 \\ RET \\ \hline \\ \end{array} $	AAG			JMP	CONT	;CONTINUE
$\begin{array}{cccc} \text{INTO ACCUMULATOR} & \text{ONE:} & \text{OHL} & \text{P1}, \#1 & \text{;JI} \leftarrow 1 \\ \text{CONT:} & \text{CALL} & \text{PULSE} & \text{;PULSE SK } 0 \rightarrow 1 \rightarrow 0 \\ \text{CONT:} & \text{CALL} & \text{PULSE} & \text{;PULSE SK } 0 \rightarrow 1 \rightarrow 0 \\ \text{DONE} & \text{DONE} & \text{DONE} & \text{DONE} \\ \text{ACCUMULATOR TO SIO REGISTER} & \uparrow & \text{DONE} & \text{CALL} & \text{PULSE} & \text{;EXTRA CLOCK FO} \\ \text{SYNC} & \text{SINSTRUCTIONS} & & & & & & \\ & \downarrow & & & & \\ \text{NTO ACCUMULATOR} & \text{NIBBLE (4 BITS)} \\ \text{INTO ACCUMULATOR} & \text{NIBBLE INTO RAM} & \text{RC} & \text{A} \\ \text{CLR A} & \text{CLEARS ACCUMULATOR} & \text{RRC} & \text{A} \\ \text{CLR A} & \text{CLEARS ACCUMULATOR} & \text{MOV} & \text{A, C} & ;\text{A} \leftarrow \text{RESULT} \\ \text{RC} & \text{C} = 0 \\ \text{XAS} & \text{READS LOW ORDER NIBBLE INTO RAM} \\ \text{OGI} & \text{G0=1} (\overline{\text{CS}} = 1) \\ \text{LEI} & \text{DISABLES SIO'S INPUT AND OUTPUT} & \text{RETR} \\ \text{LEI} & \text{DISABLES SIO'S INPUT AND OUTPUT} \\ \end{array} $	COMP.					;BIT=1
$\begin{array}{c cccc} NOP & - & CONI: & CALL & PULSE & :PULSE & SK & 0 \rightarrow 1 \rightarrow C \\ XAS & LOADS & MUX & ADDRESS & FROM \\ & ACCUMULATOR & TO & SIO & REGISTER \\ & \uparrow & \\ & S & INSTRUCTIONS \\ & \downarrow & \\ XAS & READS & HIGH & ORDER & NIBBLE (4 & BITS) \\ & INTO & ACCUMULATOR & \\ NTO & ACCUMULATOR & \\ XIS & PUTS & HIGH & ORDER & NIBBLE (INTO & RAC \\ CLR & A & CLEARS & ACCUMULATOR \\ RC & C & = 0 \\ & XAS & READS & LOW & ORDER & NIBBLE & INTO & RAM \\ CLR & CLEARS & ACCUMULATOR & \\ RC & C & = 0 \\ & XAS & READS & LOW & ORDER & NIBBLE & INTO & RAM \\ ACCUMULATOR & AND & STOPS & SK \\ & XIS & PUTS & LOW & ORDER & NIBBLE & INTO & RAM \\ OGI & G0=1 & (\overline{CS} = 1) \\ LEI & DISABLES & SIO'S & INPUT & AND & OUTPUT \\ \end{array} \\ \begin{array}{c} RETR \\ RETR \\ RETR \\ RETR \\ RETR \\ PULSE: & ORL & P1, \#04 & SK \leftarrow 1 \\ \\ NOP & DELAY \\ \\ ANL & P1, \#0FBH & SK \leftarrow 0 \\ \\ RET \end{array}$	COM		ONE:	ORL	P1, #1	;DI←1
XASLOADS MUX ADDRESS FROM ACCUMULATOR TO SIO REGISTER \uparrow 8 INSTRUCTIONS \downarrow DJNZB, LOOP 1CONTINUE UNTIL DONEXASREADS HIGH ORDER NIBBLE (4 BITS) INTO ACCUMULATORMOVB, #8BIT COUNTER \leftarrow 8XISPUTS HIGH ORDER NIBBLE INTO RAM CLR ACLEARS ACCUMULATOR RCCALLPULSE:PULSE SK 0 \rightarrow 1 \rightarrow 0XASREADS LIGW ORDER NIBBLE INTO RAM CLR ACLEARS ACCUMULATOR ACCUMULATORMOVA, C:A \leftarrow RESULTRCC = 0RECA:A(0) \leftarrow BIT AND SHIXASREADS LOW ORDER NIBBLE INTO ACCUMULATOR AND STOPS SKMOVA, C:A \leftarrow RESULTDGIG0=1 (CS =1)MOVC, A:C \leftarrow RESULTLEIDISABLES SIO'S INPUT AND OUTPUTRETR:PULSE SUBROUTIPULSE:ORLP1, #04:SK \leftarrow 1NOP:DELAY ANLP1, #0FBH:SK \leftarrow 0RET:DELAY ANLP1, #0FBH:SK \leftarrow 0	NOD	INTO ACCOMOLATOR	CONT:	CALL	PULSE	;PULSE SK 0→1→0
ACCUMULATOR TO SIO REGISTER 				DJNZ	B, LOOP 1	;CONTINUE UNTIL
\uparrow 8 INSTRUCTIONS \downarrow $XAS READS HIGH ORDER NIBBLE (4 BITS)$ $INTO ACCUMULATOR$ $XIS PUTS HIGH ORDER NIBBLE INTO RAM$ $CLR A CLEARS ACCUMULATOR$ $RC C = 0$ $XAS READS LOW ORDER NIBBLE INTO RAM$ $CLR A CLEARS ACCUMULATOR$ $RC C = 0$ $XAS READS LOW ORDER NIBBLE INTO RAM$ $RC A$ $RIC A$	XAS					DONE
8 INSTRUCTIONSMOVB, #8BIT COUNTER-8XASREADS HIGH ORDER NIBBLE (4 BITS) INTO ACCUMULATORLOOP 2:CALLPULSESK $0 \rightarrow 1 \rightarrow 0$ XISPUTS HIGH ORDER NIBBLE INTO RAMRRCACLR ACLEARS ACCUMULATORMOVA, C;A \leftarrow RESULTRCC = 0RLCA;A(0) \leftarrow BIT AND SHIXASREADS LOW ORDER NIBBLE INTO ACCUMULATOR AND STOPS SKMOVC, A;C \leftarrow RESULTXISPUTS LOW ORDER NIBBLE INTO RAMMOVC, A;C \leftarrow RESULTOGIG0=1 (\overline{CS} =1)RETR;CONTINUE UNTIL DONEDONELEIDISABLES SIO'S INPUT AND OUTPUTFULSE SUBROUTIPULSE:ORLP1, #04;SK \leftarrow 1 NOP;DELAY ANLP1, #0FBH;SK \leftarrow 0 RET		ACCOMULATOR TO SIO REGISTER		CALL	PULSE	;EXTRA CLOCK FO
\downarrow INOV $B, \# S$ <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
XASREADS HIGH ORDER NIBBLE (4 BITS) INTO ACCUMULATORINA, P1 $;CY \leftarrow DO$ XISPUTS HIGH ORDER NIBBLE INTO RAMRRCACLR ACLEARS ACCUMULATORMOVA, C $;A \leftarrow RESULT$ RCC = 0RLCA $;A(0) \leftarrow BIT AND SHIXASREADS LOW ORDER NIBBLE INTOACCUMULATOR AND STOPS SKMOVC, A;C \leftarrow RESULTDGIG0=1 (\overline{CS} =1)RETR;ONE;ONELEIDISABLES SIO'S INPUT AND OUTPUTRETR;PULSE;PULSEPULSE:ORLP1, #04;SK \leftarrow 1NOP;DELAYANL;NC + BITP1, #0FBHRET$		8 INSTRUCTIONS		MOV	B, #8	;BIT COUNTER←8
INTO ACCUMULATOR RRC A XIS PUTS HIGH ORDER NIBBLE INTO RAM RRC A CLR A CLEARS ACCUMULATOR MOV A, C ;A←RESULT RC C = 0 RLC A ;A(0)←BIT AND SHI XAS READS LOW ORDER NIBBLE INTO ACCUMULATOR AND STOPS SK MOV C, A ;C←RESULT XIS PUTS LOW ORDER NIBBLE INTO ACCUMULATOR AND STOPS SK DJNZ B, LOOP 2 ;CONTINUE UNTIL XIS PUTS LOW ORDER NIBBLE INTO RAM DONE DONE DONE OGI G0=1 (CS = 1) RETR ;PULSE SUBROUTI LEI DISABLES SIO'S INPUT AND OUTPUT ;PULSE: ORL P1, #04 ;SK←1 NOP ;DELAY ANL P1, #0FBH ;SK←0	WW.100		LOOP 2:	CALL	PULSE	;PULSE SK 0→1→0
XIS PUTS HIGH ORDER NIBBLE INTO RAM RRC A CLR A CLEARS ACCUMULATOR MOV A, C ;A←RESULT RC C = 0 MOV A, C ;A(0)←BIT AND SHI XAS READS LOW ORDER NIBBLE INTO ACCUMULATOR AND STOPS SK MOV C, A ;C←RESULT XIS PUTS LOW ORDER NIBBLE INTO RAM MOV C, A ;C←RESULT OGI G0=1 (CS =1) RETR jONE JONE LEI DISABLES SIO'S INPUT AND OUTPUT RETR ;PULSE SUBROUTI PULSE: ORL P1, #04 ;SK←1 NOP jDELAY ANL P1, #0FBH ;SK←0	XAS			IN	A, P1	;CY←DO
CLR A CLEARS ACCUMULATOR MOV A, C ;A←RESULT RC C = 0 RLC A ;A(0)←BIT AND SHI XAS READS LOW ORDER NIBBLE INTO ACCUMULATOR AND STOPS SK MOV C, A ;C←RESULT XIS PUTS LOW ORDER NIBBLE INTO RAM DJNZ B, LOOP 2 ;CONTINUE UNTIL OGI G0=1 (CS =1) RETR ;PULSE SUBROUTI LEI DISABLES SIO'S INPUT AND OUTPUT PULSE: ORL P1, #04 ;SK←1 NOP ;DELAY ANL P1, #0FBH ;SK←0	100			RRC	А	
RC $C = 0$ RLCA;A(0) \leftarrow BIT AND SHIXASREADS LOW ORDER NIBBLE INTO ACCUMULATOR AND STOPS SKMOVC, A;C \leftarrow RESULT DJNZDJNZB, LOOP 2;CONTINUE UNTIL DONEXISPUTS LOW ORDER NIBBLE INTO RAMDINZB, LOOP 2;CONTINUE UNTIL DONEDONEOGIG0=1 (\overline{CS} =1)RETR;PULSE SUBROUTILEIDISABLES SIO'S INPUT AND OUTPUTPULSE:ORLP1, #04;SK ← 1 NOPPULSEORLP1, #04;SK ← 0 RET				RRC	A	
XAS READS LOW ORDER NIBBLE INTO ACCUMULATOR AND STOPS SK MOV C, A ;C←RESULT XIS PUTS LOW ORDER NIBBLE INTO RAM DJNZ B, LOOP 2 ;CONTINUE UNTIL DONE OGI G0=1 (CS =1) RETR ;PULSE SUBROUTI LEI DISABLES SIO'S INPUT AND OUTPUT ;PULSE SUBROUTI PULSE: ORL P1, #04 ;SK←1 NOP ;DELAY ANL P1, #0FBH ;SK←0 RET RET ;SK←0				MOV	A, C	;A←RESULT
ACCUMULATOR AND STOPS SK XIS PUTS LOW ORDER NIBBLE INTO RAM OGI G0=1 (CS =1) RETR LEI DISABLES SIO'S INPUT AND OUTPUT ';PULSE SUBROUTI PULSE: ORL P1, #04 ;SK←1 NOP ;DELAY ANL P1, #0FBH ;SK←0 RET				RLC	А	;A(0)←BIT AND SHI
XIS PUTS LOW ORDER NIBBLE INTO RAM DONE OGI G0=1 (CS =1) RETR LEI DISABLES SIO'S INPUT AND OUTPUT ;PULSE SUBROUTI PULSE: ORL P1, #04 ;SK←1 NOP ;DELAY ANL P1, #0FBH ;SK←0 RET RET	XAS			MOV	C, A	;C←RESULT
OGI G0=1 (CS =1) RETR LEI DISABLES SIO'S INPUT AND OUTPUT ';PULSE SUBROUTI PULSE: ORL P1, #04 ;SK←1 NOP ;DELAY ANL P1, #0FBH ;SK←0 RET	WWW			DJNZ	B, LOOP 2	;CONTINUE UNTIL
LEI DISABLES SIO'S INPUT AND OUTPUT ;PULSE SUBROUTI PULSE: ORL P1, #04 ;SK←1 NOP ;DELAY ANL P1, #0FBH ;SK←0 RET						DONE
PULSE: ORL P1, #04 ;SK←1 NOP ;DELAY ANL P1, #0FBH ;SK←0 RET			RETR			
NOP ;DELAY ANL P1, #0FBH ;SK←0 RET	LEI	DISABLES SIO'S INPUT AND OUTPUT				;PULSE SUBROUTII
NOP ;DELAY ANL P1, #0FBH ;SK←0 RET					P1, #04	
ANL P1, #0FBH ;SK←0 RET				NOP		;DELAY
WWW. ONY.COM TW WWW. OOY. RET TW WWW. 100				ANL	P1, #0FBH	;SK←0
				RET		

WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW


WWW.100Y.CO


WWW.100Y.COM.TW




ADC0831/ADC0832/ADC0834/ADC0838

100Y.COM ADC0831/ADC0832/ADC0834/ADC0838








勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM


WWW.100



ADC0831/ADC0832/ADC0834/ADC0838

Applications (Continued)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




•Uses one more wire than load cell itself


•Two mini-DIPs could be mounted inside load cell for digital output transducer


•Electronic offset and gain trims relax mechanical specs for gauge factor and offset


•Low level cell output is converted immediately for high noise immunity


4 mA-20 mA Current Loop Converter














勝特力材料 886-3-5753170	
胜特力电子(上海) 86-21-54151736	
胜特力电子(深圳) 86-755-8329878	7
Http://www.100y.com.tw	

WWW.100Y.









勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ADC0831/ADC0832/ADC0834/ADC0838 8-Bit Serial 0 **P** Converters with Multiplexer Options

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.