
January 1995



## ADC1031/ADC1034/ADC1038 10-Bit Serial I/O A/D Converters with Analog Multiplexer and Track/Hold Function

## **General Description**

The ADC1031, ADC1034 and ADC1038 are 10-bit successive approximation A/D converters with serial I/O. The serial input, for the ADC1034 and ADC1038, controls a singleended analog multiplexer that selects one of 4 input channels (ADC1034) or one of 8 input channels (ADC1038). The ADC1034 and ADC1038 serial output data can be configured into a left- or right-justified format.

An input track/hold is implemented by a capacitive reference ladder and sampled-data comparator. This allows the analog input to vary during the A/D conversion cycle.

Separate serial I/O and conversion clock inputs are provided to facilitate the interface to various microprocessors.

## Applications

- Engine control
- Process control
- Instrumentation
- Test equipment

TRI-STATE<sup>®</sup> is a registered trademark of National Semiconductor Corporation MICROWIRE<sup>™</sup> is a trademark of National Semiconductor Corporation.

## Features

- Serial I/O (MICROWIRE™ compatible)
- Separate asynchronous converter clock and serial data I/O clock
- Analog input track/hold function
- Ratiometric or absolute voltage referencing
- No zero or full scale adjustment required

OV to 5V analog input range with single 5V power supply

- 1 TTL/MOS input/output compatible
- No missing codes

## **Key Specifications**

- Resolution
- Total unadjusted error
- Single supply
- Power dissipation
- Max. conversion time ( $f_C = 3$  MHz) 13.7 us (max)
  - Serial data exchange time ( $f_S = 1 \text{ MHz}$ )

**Connection Diagrams Dual-In-Line and SO Packages** Vcc Vcc Vcc SCLK - CS cs CHO CCLK DI CLK ADC1031 cs. 14 CH Ссик - DO V<sub>IN</sub> -Scik CH2 CH0 ADC1034 13 SARS GND V<sub>REF</sub> SCLK ŌĒ CH1-CH3 12 - DO ADC1038 TL/H/10556 CH4 - SARS CH2 VREF **Top View** -D0 CH5 CH3 VREE DGND AGND CH6 - V<sub>REF</sub> ADC1031 In NS Package N08E CH7 V<sub>REF</sub> TL/H/10556 DGNE AGND **Top View** TL/H/10556-2 ADC1034 In NS Packages **Top View** J16A, M16B or N16E ADC1038 In NS Packages **Ordering Information** J20A, M20B or N20A Industrial  $-40^{\circ}C \leq T_{A} \leq +85^{\circ}C$ Package ADC1031CIN N08E ADC1034CIN N16E ADC1034CIWM M16B N20A ADC1038CIN M20B ADC1038CIWM Military  $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ Package ADC1034CMJ J16A ADC1038CMJ J20A TL/H/10556 RRD-B30M75/Printed in U. S. A. © 1995 National Semiconductor Corporation

with ADC 1031/ADC **Analog Multiplexer and** 1034/ADC1038 Track/Hold þ ά S Function a 0 Ū Converte S

10 bits

5V ±5%

±1 LSB (max)

20 mW (max)

10 µs (max)

## WWW.100Y.COM.TW Absolute Maximum Ratings (Notes 1 & 3) If Military/Aerospace specified devices are required,

WW.100Y.COM.TW

please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V<sub>CC</sub>) 6.5V

WWW.100Y.COM.TW

-0.3V to V<sub>CC</sub> + 0.3V

 $\pm 5 \text{ mA}$ 

 $\pm 20 \text{ mA}$ 

500 mW

2000V

260°C

300°C

215°C

220°C

-65°C to +150°C

00X.COM.TW

## Operating Ratings (Notes 2 & 3)

operating natings (	Notes 2 & 3)
Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
ADC1031CIN, ADC1034CIN.	$-40^{\circ}C \leq T_{A} \leq +85^{\circ}C$
ADC1034CIWM.	
ADC1038CIN,	
ADC1038CIWM	
ADC1034CMJ, ADC1038CMJ	$-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$
Supply Voltage (V <sub>CC</sub> )	4.75 V <sub>DC</sub> to 5.25 V <sub>DC</sub>
Reference Voltage	
$(V_{REF} = V_{REF}^{+} - V_{REF}^{-})$	2.0 V <sub>DC</sub> to V <sub>CC</sub> + 0.05V

### **Electrical Characteristics**

Voltage at Inputs and Outputs

Input Current at Any Pin (Note 4)

Package Input Current (Note 4)

Package Dissipation

Soldering Information

N Package (10 sec.) J Package (10 sec.)

SO Package (Note 7):

Infrared (15 sec.)

Storage Temperature

Vapor Phase (60 sec.)

at T<sub>A</sub> = 25°C (Note 5) ESD Susceptability (Note 6)

The following specifications apply for V\_{CC} = +5.0V, V\_{REF} = +4.6V, f\_S = 700 kHz, and f\_C = 3 MHz unless otherwise specified. Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}$ C.

Symbol	Parameter		Conditions	Typical (Note 8)	Limit (Note 9)	Units (Limits)
CONVER	TER AND MULTIPL	EXER CHARACTERI	STICS	COM		WWW
	Total Unadjusted Error	CIN, CIWM, CMJ	(Note 10)	COM	±1	LSB (max)
	Differential Lineari	ty	I WW.IV		10	Bits (min)
R <sub>REF</sub>	Reference Input Resistance		WWW.10	800	5 11	kΩ kΩ (min) kΩ (max)
V <sub>REF</sub>	Reference Voltage	9,00Y.Co.	LN NN.	1001.0	(V <sub>CC</sub> + 0.05)	V (max)
V <sub>IN</sub>	Analog Input Voltage		(Note 11)	100Y.	(V <sub>CC</sub> + 0.05) (GND - 0.05)	V (max) V (min)
	On Channel Leakage Current		On Channel = $5 V_{DC}$ , Off Channel = $0 V_{DC}$	5.0	200 <b>500</b>	nA (max) 1 nA (max)
	(Note 12)		On Channel = $0 V_{DC}$ , Off Channel = $5 V_{DC}$	5.0	-200 - <b>500</b>	nA (max) nA (max)
	Off Channel Leakage Current (Note 12)		On Channel = 5 $V_{DC}$ , Off Channel = 0 $V_{DC}$	5.0	-200 - <b>500</b>	nA (max) nA (max)
			On Channel = $0 V_{DC}$ , Off Channel = $5 V_{DC}$	5.0	200 <b>500</b>	nA (max) nA (max)
	Power Supply	Zero Error	$4.75~V_{DC} \leq V_{CC} \leq 5.25~V_{DC}$	NN.	± 1/4	LSB (max)
	Sensitivity	Full Scale Error	V.COM	W WIX	± 1/4	LSB (max)

WW.100Y.COM.TW

2

Y.COM.TW

M.TW

OM.TW

I.COM.TW X.COM.TW W.COM.TW 100Y.COM.TW .100Y.COM.TW W.100Y.COM.TW W.100Y.COM.TW WW.100Y.COM.TW

WW.100Y.COM.TV WWW.100Y.COM.T

I.TW	WWW.100Y.CO	M.TW WWW.10 M.TW WWW.10 M.TW WWW.11	胜特	力电子(」 力电子(滚 Http://w	系圳) <b>86</b> -
The fo	trical Characteristics (Cont llowing specifications apply for $V_{CC} =$ ed. Boldface limits apply for $T_A = T_J =$	inued) +5.0V, V <sub>REF</sub> = +4.6V, f <sub>S</sub> = 700 kHz, ar = <b>T<sub>MIN</sub> to T<sub>MAX</sub>;</b> all other limits T <sub>A</sub> = T <sub>J</sub> =	nd f <sub>C</sub> = 3 25°C.	MHz unless	otherwise
Symbol	Parameter	Conditions	Typical (Note 8)	Limit (Note 9)	Units (Limits)
DIGITAL	AND DC CHARACTERISTICS	CON. I	W.IV.		1.
VIN(1)	Logical "1" Input Voltage	$V_{CC} = 5.25 V_{DC}$	WN.1	2.0	V (min
VIN(0)	Logical "0" Input Voltage	$V_{CC} = 4.75 V_{DC}$		0.8	V (max
IIN(1)	Logical "1" Input Current	$V_{IN} = 5.0 V_{DC}$	0.005	2.5	μA (ma
IIN(0)	Logical "0" Input Current	$V_{IN} = 0 V_{DC}$	-0.005	-2.5	μA (max
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 4.75 V_{DC}$ $I_{OUT} = -360 \ \mu A$ $I_{OUT} = -10 \ \mu A$	N.M.	2.4 4.5	V (min) V (min)
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 4.75 V_{DC}$ $I_{OUT} = 1.6 \text{ mA}$	WW	0.4	V (max)
IOUT	TRI-STATE Output Current	$V_{OUT} = 0V$	-0.01	-3	μA (ma
	N.COM	$V_{OUT} = 5V$	0.01	3	μA (ma
ISOURCE	Output Source Current	$V_{OUT} = 0V$	-14	-6.5	mA (mir
ISINK	Output Sink Current	$V_{OUT} = V_{CC}$	16	8.0	mA (mir
ICC	Supply Current	CS = HIGH, V <sub>REF</sub> Open	1.5	3	mA (ma
AC CHAI	RACTERISTICS	WWW. SOY.COM	N	MM.	100
fc	Conversion Clock (C <sub>CLK</sub> ) Frequency	WWW.100Y.COM.	0.7 4.0	3.0	MHz (mi MHz (ma
fs	Serial Data Clock (S <sub>CLK</sub> )	$f_{\rm C} = 3  \text{MHz},  \text{R}/\overline{\text{L}} = \text{``0''}$	183	W	kHz (mir
	Frequency (Note 13)	$f_{\rm C} = 3  \text{MHz},  \text{R}/\overline{\text{L}} = \text{``1''}$	622		kHz (mir
	TION. TW	$f_C = 3 \text{ MHz}, \text{ R}/\overline{L} = \text{``0'' or R}/\overline{L} = \text{``1''}$	2	1.0	MHz (ma
T <sub>C</sub>	Conversion Time	Not Including MUX Addressing and Analog Input Sampling Times	T.TW	41 (1/f <sub>C</sub> ) + 200 ns	(max)
t <sub>CA</sub>	Analog Sampling Time	After Address is Latched, $\overline{CS} = Low$	MAN	4.5 (1/f <sub>S</sub> ) + 200 ns	(max)
t <sub>ACC</sub>	Access Time Delay from <del>CS</del> or <del>OE</del> Falling Edge to DO Data Valid	<u>OE</u> = "0"	100	200	ns (max
tSET-UP	Set-up Time of $\overline{CS}$ Falling Edge to S <sub>CLK</sub> Rising Edge	TW WWW.100Y.	75	150	ns (min
t <sub>1H</sub> , t <sub>0H</sub>	Delay from OE or CS Rising Edge to DO TRI-STATE	$R_L = 3 k\Omega, C_L = 100 pF$	100	120	ns (max
t <sub>HDI</sub>	DI Hold Time from S <sub>CLK</sub> Rising Edge	M.TW W 100	0	50	ns (min
t <sub>SDI</sub>	DI Set-up Time to S <sub>CLK</sub> Rising Edge	WW WA	50	100	ns (min

WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.TW WWW.100Y.COM.TW

# WWW.100Y.COM.TW Electrical Characteristics (Continued)

WW.100Y.COM.TW

The following specifications apply for V<sub>CC</sub> = +5.0V, V<sub>REF</sub> = +4.6V, f<sub>S</sub> = 700 kHz, and f<sub>C</sub> = 3 MHz unless otherwise specified. Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}C$ .

WWW.100Y.COM.TW

100X.COM.TW

Symbol	Parameter	Conditions		Typical (Note 8)	Limit (Note 9)	Units (Limits)
AC CHAF	RACTERISTICS (Continued)	.100 - 00	Wr.	- W	N.100	I CON
t <sub>HDO</sub>	DO Hold Time from S <sub>CLK</sub> Falling Edge	$R_L = 30 \text{ k}\Omega, C_L = 100 \text{ pF}$		70	10	ns (min)
t <sub>DDO</sub>	Delay from S <sub>CLK</sub> Falling Edge to DO Data Valid	$R_L=30k\Omega,C_L=100pF$		150	250	ns (max)
t <sub>RDO</sub>	DO Rise Time	$R_L = 30 k\Omega$ ,	TRI-STATE to High	35	75	ns (max)
	N.COM W	$C_L = 100  pF$	Low to High	75	150	ns (max)
t <sub>FDO</sub>	DO Fall Time	$\label{eq:RL} \begin{array}{l} R_{L} = 30 \ k\Omega, \\ C_{L} = 100 \ pF \end{array}$	TRI-STATE to Low	35	75	ns (max)
1002. COM. EN	LOOX. MILIN M		High to Low	75	150	ns (max)
CIN	C <sub>IN</sub> Input Capacitance		(CH0-CH7)	50	Mr.	pF
	. LUT CONT.	All Other Input	s v.Com	7.5	NW	pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to AGND and DGND, unless otherwise specified,

Note 4: When the input voltage ( $V_{IN}$ ) at any pin exceeds the power supplies ( $V_{IN} < DGND$ , or  $V_{IN} > V_{CC}$ ) the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four pins.

Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>Jmax</sub>,  $\theta_{JA}$  and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any temperature is  $P_D = (T_{Jmax} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For this device,  $T_{Jmax} = 125^{\circ}C$ . The typical thermal resistance ( $\theta_{JA}$ ) of these parts when board mounted follow: ADC1031 with CIN suffixes 71°C/W, ADC1034 with CMJ suffixes 52°C/W, ADC1034 with CIN suffixes 54°C/W, ADC1034 with CIWM suffixes 70°C/W, ADC1038 with CMJ suffixes 53°C/W, ADC1038 with CIN suffixes 46°C/W, ADC1038 with CIWM suffixes 64°C/W.

Note 6: Human body model, 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor.

Note 7: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or Linear Databook section "Surface Mount" for other methods of soldering surface mount devices

Note 8: Typicals are at  $T_1 = 25^{\circ}$ C and represent most likely parametric norm.

Note 9: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: Total unadjusted error includes offset, full-scale, linearity, multiplexer, and hold step errors.

Note 11: Two on-chip diodes are tied to each analog input. They will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V<sub>CC</sub> supply. Be careful during testing at low V<sub>CC</sub> levels (4.5V), as high level analog inputs (5V) can cause an input diode to conduct, especially at elevated temperatures, which will cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode; this means that as long as the analog V<sub>IN</sub> does not exceed the supply voltage by more than 50 mV, the output code will be correct. Exceeding this range on an unselected channel will corrupt the reading of a selected channel. To achieve an absolute 0 V<sub>DC</sub> to 5 V<sub>DC</sub> input voltage range will therefore require a minimum supply voltage of 4.950 V<sub>DC</sub> over temperature variations, initial tolerance and loading.

Note 12: Channel leakage current is measured after the channel selection.

Note 13: In order to synchronize the serial data exchange properly, SARS needs to go low after completion of the serial I/O data exchange. If this does not occur the output shift register will be reset and the correct output data lost. The minimum limit for SCLK will depend on CCLK frequency and whether right-justified or leftjustified, and can be determined by the following equations: WWW.100Y.COM.TW


VWW.100Y.COM.TW


WWW


NX.COM.TW

 $f_S > (8.5/41)$  ( $f_C$ ) with right-justification (R/L = "1") and  $f_S > (2.5/41)$  ( $f_C$ ) with left-justification (R/L = "0").

WWW.100Y.COM.TW WW.100Y.COM.TW WWW.100Y.COM.TW 100X.COM.TW **Typical Performance Characteristics Power Supply Current** Power Supply Current (I<sub>CC</sub>) Reference Current (IREF) (I<sub>CC</sub>) vs C<sub>CLK</sub> vs Ambient Temperature vs Ambient Temperature  $V_{CC} = V_{REF}^{+} = +5V$   $V_{REF}^{-} = AGND$   $S_{CLK} = 700 \text{ kHz}^{-}$  $V_{CC} = V_{REF}^{+} = +5W$   $V_{REF}^{-} = AGND$   $C_{CLK} = 3.0 \text{ MHz}$ (WM) (WW) (m) 2.0 2.0 1.0  $V_{CC} = 5.25V$ CURRENT ( S<sub>CLK</sub> = 700 kHz TA = 25°C CURRENT  $V_{\rm CC} = 5.0V$ CURRENT 0.75 1.5 1.5 SUPPLY ( SUPPLY 1.0 1.0 REFERENCE 0.5  $V_{CC} = 4.75V$  $V_{REF}^{+} = 4V$   $V_{REF}^{-} = AGND$   $C_{CLK} = 3.0 \text{ MHz}$ POWER POWER 0.5 0.5 0.25  $S_{CLK} = 700 \, kHz$ 0.0 -60 -40 -20 0 20 40 60 80 100 120 140 -60-40-20 0 20 40 60 80 100 120 140 100k 300k 1M 3M 10M AMBIENT TEMPERATURE (°C) AMBIENT TEMPERATURE (°C) C<sub>CLK</sub> FREQUENCY (Hz) Linearity Error vs Linearity Error vs Linearity Error vs **Reference Voltage** C<sub>CLK</sub> Frequency **Ambient Temperature** 1.0  $V_{CC} = V_{REF}^{+} = +5V$  $V_{REF}^{-} = AGND$  $V_{CC} = V_{REF}^{+} = +5V$  $V_{REF}^{-} = AGND$  $r_{\text{REF}} = AGND$  $S_{\text{CLK}} = 700 \text{ kHz}$  $T_{\text{A}} = 25^{\circ}\text{C} ||||$ (≢LSB) 2.0 (€LSB) 0.8 C<sub>CLK</sub> = 3.0 MHz (≢LSB) 0.75 S<sub>CLK</sub> = 700 kHz 0.6 1.5 ERROR ( ERROR ERROR 0.50 0.4 LINEARITY LINEARITY 1.0 LINEARITY 0.25 0.2 0.5 0 0 100k 3.0M -60 -40 -20 0 20 40 60 80 100 120 140 0 2 3 4 300k 1.0M 10M 5 AMBIENT TEMPERATURE (°C) REFERENCE VOLTAGE (V) C<sub>CLK</sub> FREQUENCY (Hz) WY.COM.TW WWW.100Y.COM.TW Zero Error vs **Reference Voltage** 0.5  $\begin{tabular}{|c|c|c|c|c|} \hline Reference Voltage = V_{REF}^{+} - V_{REF}^{-} \\ \hline T_A = 25^{\circ}C \\ V_{CC} = 5.0V \\ C_{CLK} = 3.0 \, \text{MHz} \\ S_{CLK} = 700 \, \text{Hz} \end{tabular}$ 0.4 (**±**LSB) 0.3 ERROF 0.2 ZERO 0.1 WW.100Y.COM.TW 0 2 3 0 4 REFERENCE VOLTAGE (V) TL/H/10556-5 WW.100Y.COM.TV 5







## **Multiplexer Address/Channel Assignment Tables**

WWW.100Y.COM.TW

	MUX Address	Analog	
A2	A1	AO	Channel Selected
0	0	0	CH0
0	0	101	CH1
0	1	0	CH2
0		1.0	СНЗ
1	0	0	CH4
1	0	1.00	CH5
1	1	0	CH6
1	1 🔨	1	CH7

	UX Address	s0	Analog
A2	A1	AO	Channel Channel
X	0	0	СН0
x	0	1.1	CH1
X	1	0	CH2
X	1100	1	CH3

勝特力材料 886-3-5753170

WW.100Y.COM.TW

<u>x</u>.com.TW


M.TW

WY.COM.TW

100Y.COM.TW

WW.100X.COM.TW

WWW.100Y.COM.T



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

<ul> <li>1.0 Pin Descriptions</li> <li>C<sub>CLK</sub> The clock applied to this input controls the successive approximation conversion time interval. The clock frequency applied to this input can be between 700 kHz and 4 MHz.</li> <li>S<sub>CLK</sub> The serial data clock input. The clock applied to this input controls the rate at which the serial data exchange occurs and the analog sampling time available to acquire an analog input voltage. The rising edge loads the information on the DI pin into the multiplexer address shift register (address register). This address controls which channel of the analog input multiplexer (MUX) is selected.</li> <li>DI The serial data input pin. The data applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address address and the analog time is shifted by S<sub>CLK</sub> into the multiplexer address and the analog for proper operation of the A/D converter.</li> <li>DI The serial data input pin. The data applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address register. The first 3 bits of data (A0–A2)</li> <li>V<sub>REF</sub> Time provide the analog applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the special data input pin. The data applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address and the applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer addre</li></ul>				勝 特 力 材 胜特力电子() 胜特力电子()
<ul> <li>CoLX The clock applied to this input controls the succession expression from the instructure of the instructure of</li></ul>		Pin Descriptions	WT.M	CHttp://w
<ul> <li>time available to acquire an analog input voltage. The rising edge class the information on the Dip private and the analog input multiplexer (MUX) is selected.</li> <li>Di The series data input pin. The data resulting from the previous A/D conversion out on D.O. CS and OE enable of disable the above functions.</li> <li>Di The serial data input pin. The data applied to this pin is shifted by S<sub>CUk</sub> into the multiplexer data (AD-A2) are the MUX channel address (see the Multiplex- er Address/Channel Assignment tables). The fourth bit (R/L) determines the data format of the conversion result in the conversion to be started. When R/L is low the output data format is left- justfield, when high is right-justfield (When right- justfield, when high is right-justfield (When right- justfield, when high is right-justfield (When right- justfield assignment the follow periods.</li> <li>Do The data coupt pin The A/D conversion result (DO-D9) is output and indicates the status of the internal successive approximation register (SAR) This pin is an output and indicates the status of the internal successive approximation register (SAR). The ring dege of S<sub>CLK</sub> hits out the conversion result and another A/D conversion fread (CG) The chips elect pin. When AE and coupt pin. The A/D conversion fread ing the pin sin sources with a string of the A/D conversion so is in progress. This pin is sourtiping time (K-A) and remains high for 41 C<sub>CLK</sub> periods. When SARS goes low, the output shift register has been loaded with the conversion result and another A/D conversion the analog input sample to this pin, the ring dege of S<sub>CLK</sub> hifts out the previous A/D conversion data on the D D pin. The first conversion to be into the analog input sampled to this pin, the ring dege of S<sub>CLK</sub> hifts out provide a register. The head comparing the correct value of the applied the workersing data comparation register is started the data submitted out in 16 clock periods.</li> <li>CHo The chips applied to the sing adge of S<sub>CLK</sub> hifts out provide st</li></ul>	C <sub>CLK</sub>	The clock applied to this input controls the successive approximation conversion time interval. The clock frequency applied to this input can be between 700 kHz and 4 MHz. The serial data clock input. The clock applied to this input controls the rate at which the serial		
<ul> <li>The failing edge shifts the data resulting from the previous A/D conversion out on DO. Set and De should be bipassed with 10 µF and 0.1 µF and 0.</li></ul>	WWW.100	time available to acquire an analog input voltage. The rising edge loads the information on the DI pin into the multiplexer address shift register (ad- dress register). This address controls which channel of the analog input multiplexer (MUX) is		puts. In order to maintain accuracy the voltage at this pin must not go below DGND and AGND by more than 50 mV or exceed 40% of $V_{CC}$ (for $V_{CC}$ = 5V, $V_{REF}^-$ (max) = 2V). In the ADC1031 $V_{REF}^-$ is internally connected to the GND pin.
<ul> <li>DGND. The digital and analog ground pins for th ADC1034 in order to mainal accurate the ADC1038. In order to main the ADC1038. In order to main the ADC1038. In order to main accurate the ADC1038. In order to main the ADC1038. In order to main accurate the ADC1038. In order to main the ADC1038. In order to main the ADC1038. In order to main must be Carded the analog accurate and the ADC1038. In order to main the ADC1038. In order the ADC1038. In order the ADC1038. In order the ADC1038 and the ADC1038. In order the ADC1038 and the ADC1038. In order the</li></ul>	N N N	The falling edge shifts the data resulting from the previous A/D conversion out on DO. CS and OE enable or disable the above functions.		range of V <sub>CC</sub> is 4.75 V <sub>DC</sub> to 5.25 V <sub>DC</sub> . V <sub>CC</sub> should be bypassed with 10 $\mu$ F and 0.1 $\mu$ F capacitors to digital ground for proper operation of
<ul> <li>conversion result in the conversion to be started. When R/L is low the output data format is left- justified, six leading "0's are output on DO be- fore the MSB information; thus the complete con- version result is shifted out in 16 clock periods.</li> <li>DO</li> <li>DD</li> <li>The data output pin. The A/D conversion right-justified depending on the value of R/L bit shifted in on DI.</li> <li>SARS</li> <li>This pin is an output and indicates the status of the internal successive approximation register (SAR). When high, it signals that the A/D conversion is in progress. This pin is set high after the analog input sampling time (t<sub>CA</sub>) and remains high for 41 C<sub>CLK</sub> periods. When SARS goes low, the output shift register has been loaded with the conversion result and another A/D conversion sequence can be started.</li> <li>The chip select pin. When a low is applied to this pin, the rising edge of S<sub>CLK</sub> shifts the data on DI into the address register. In the ADC1031 this pin also functions as the OE pin.</li> <li>CHO-</li> <li>CHO-&lt;</li></ul>	WW.	pin is shifted by $S_{CLK}$ into the multiplexer address register. The first 3 bits of data (A0-A2) are the MUX channel address (see the Multiplexer Address/Channel Assignment tables). The	AGND	
<ul> <li>justified; when high it is right-justified. When right-justified; six leading "O"s are output on D0 before the MSB information; thus the complete conversion result is shifted out in 16 clock periods.</li> <li>DO The data output pin. The A/D conversion result (DO-D9) is output on this pin. This result can be left- or right-justified depending on the value of R/D is shifted in on D1.</li> <li>SARS This pin is an output and indicates the status of the internal successive approximation register (SAR). When high, it signals that the A/D conversion is in progress. This pin is set high after the analog input sampling time (C<sub>Q</sub>) and remains high for 41 C<sub>QLK</sub> periods. When SARS goes low, the output shift register has been loaded with the conversion result and another A/D conversion sequence can be started.</li> <li>CS The chip select pin. When a low is applied to this pin, the rising edge of S<sub>CLK</sub> shifts the data on D1 into the address register.</li> <li>CE The output enable pin. When GE and CS are both low the falling edge of S<sub>CLK</sub> shifts the data on D1 into the address register.</li> <li>CHO The analog inputs of the MUX. A channel input is should be kept below 1 kΩ. If R<sub>0</sub> is greater than 1 kΩ. the sampled date comparator will not have enough time to acquire the correct value of the applied input voltage.</li> <li>The voltage applied to these inputs should be kept below 1 kΩ. If R<sub>0</sub> is greater than 1 kΩ. the sampled date comparator will not have enough time to acquire the correct value of the appleid input voltage.</li> <li>The voltage applied to these inputs should not exceed V<sub>CC</sub> or go below DGND or AGND by more than 50 mV. Exceeding this range on a unselected channel will corrupt the reading of an unselected chananel will corrupt the reading of an unselected box onane A v</li></ul>	W	conversion result in the conversion to be started.	GND	
<ul> <li>2.1 DGITAL INTERFACE</li> <li>2.1 DGITAL INTERFACE</li></ul>	4	justified; when high it is right-justified. When right-	2.0 F	unctional Description
<ul> <li>DO The data output pin. The A/D conversion result (DO-D9) is output on this pin. This result can be left- or right-justified operation on D1.</li> <li>SARS This pin is an output and indicates the status of the internal successive approximation register (SAR). When high, it signals that the A/D conversion is in progress. This pin is set high after the analog input sampling time (t<sub>CA</sub>) and remains high for 41 C<sub>CLK</sub> periods. When SARS goes low, the output shift register has been loaded with the conversion result and another A/D conversion sequence can be started.</li> <li>CS The chip select pin. When a low is applied to this pin, the rising edge of S<sub>CLK</sub> shifts the data on D1 in the address register.</li> <li>CM CHO-</li> <li>CHO-</li> <li>CH</li></ul>		fore the MSB information; thus the complete con-		
<ul> <li>bit is the internal successive approximation register (SAR). When high, it signals that the <i>A/D</i> conversion is in progress. This pin is set high after the analog input sampling time (t<sub>CA</sub>) and remains high for 41 C<sub>CLK</sub> periods. When SARS goes low, the output shift register has been loaded with the conversion result and another <i>A/D</i> conversion sequence can be started.</li> <li>CS The chip select pin. When a low is applied to this pin, the rising edge of S<sub>CLK</sub> shifts the data on Dinto the address register. In the ADC1031 this pin also functions as the OE pin.</li> <li>OE The output enable pin. When OE and CS are both low the falling edge of S<sub>CLK</sub> shifts the data on the DO pin.</li> <li>CH0 The analog inputs of the MUX. A channel input is selected by the address register.</li> <li>CH0 The analog inputs of the MUX. A channel input is selected by the address information at the DI pin, which is loaded on the rising edge of S<sub>CLK</sub> shifts out the dates and the rising edge of S<sub>CLK</sub> shifts ut the address register.</li> <li>CH0 The analog inputs of the MUX. A channel input is selected by the address information at the DI pin, which is loaded on the rising edge of S<sub>CLK</sub> shifts ut the address register.</li> <li>Source impedances (R<sub>S</sub>) driving these inputs should be kept below 1 kΩ. If R<sub>S</sub> is greater than 1 kΩ, the sampled data comparator will not have enough time to acquire the correct value of the applied input voltage.</li> <li>The voltage applied to these inputs should not exceed V<sub>CC</sub> or go below DGND or AGND by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a unselected c</li></ul>	DO	The data output pin. The A/D conversion result (D0-D9) is output on this pin. This result can be left_ or right-justified depending on the value of	face via puts for rate at w	seven digital control lines. There are two clock in- the ADC1034/ADC1038. The $S_{\rm CLK}$ controls the <i>r</i> hich the serial data exchange occurs and the dura-
<ul> <li>CS The chip select pin. When a low is applied to this pin, the rising edge of S<sub>CLK</sub> shifts the data on Di into the address register. In the ADC1031 this pin also functions as the OE pin.</li> <li>OE The output enable pin. When OE and CS are both low the falling edge of S<sub>CLK</sub> shifts out the previous A/D conversion data on the DO pin.</li> <li>CH0- CH0- The analog inputs of the MUX. A channel input is selected by the address information at the DI pin, which is loaded on the rising edge of S<sub>CLK</sub> into the address register.</li> <li>Source impedances (Rs) driving these inputs should be kept below 1 kΩ. If Rs is greater than 1 kΩ, the sampled data comparator will not have enough time to acquire the correct value of the applied input voltage.</li> <li>The voltage applied to these inputs should not exceed V<sub>CC</sub> or go below DGND or AGND by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a unselected channel</li></ul>	SARS	the internal successive approximation register (SAR). When high, it signals that the A/D conversion is in progress. This pin is set high after the analog input sampling time ( $t_{CA}$ ) and remains high for 41 C <sub>CLK</sub> periods. When SARS goes low, the output shift register has been loaded with the conversion result and another A/D conversion	low on c serial m three bit ADC103 Tables). mat (righ started. TRI-STA	$\overline{\rm CS}$ enables the rising edge of S <sub>CLK</sub> to shift in the ultiplexer addressing data on the DI pin. The first s of this data select the analog input channel for the 8 and the ADC1034 (see the Channel Addressing The following bit, R/L, selects the output data for- nt-justified or left-justified) for the conversion to be With $\overline{\rm CS}$ and $\overline{\rm OE}$ low the DO pin is active (out of NTE) and the falling edge of S <sub>CLK</sub> shifts out the data
CHO CHO CHO CHO CHO CHO CHO CHO	CS	pin, the rising edge of $S_{\rm CLK}$ shifts the data on DI into the address register. In the ADC1031 this pin	sion is s depends ter on po	tarted the data shifted out on DO is erroneous as it s on the state of the Parallel Load 16-Bit Shift Regis- ower up, which is unpredictable.
CH7 selected by the address information at the D pin, which is loaded on the rising edge of $S_{CLK}$ into the address register. Source impedances (R <sub>S</sub> ) driving these inputs should be kept below 1 kΩ. If R <sub>S</sub> is greater than 1 kΩ, the sampled data comparator will not have enough time to acquire the correct value of the applied input voltage. The voltage applied to these inputs should not exceed V <sub>CC</sub> or go below DGND or AGND by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a		both low the falling edge of $S_{\mbox{CLK}}$ shifts out the previous A/D conversion data on the DO pin.	control p an eight	bins since it has only one analog input and comes in pin mini-dip package. The $S_{CLK},C_{CLK},\overline{CS}$ and $\overline{DO}$
<ul> <li>should be kept below 1 kΩ. If R<sub>S</sub> is greater than 1 kΩ, the sampled data comparator will not have enough time to acquire the correct value of the applied input voltage.</li> <li>The voltage applied to these inputs should not exceed V<sub>CC</sub> or go below DGND or AGND by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a</li> </ul>		selected by the address information at the DI pin, which is loaded on the rising edge of $S_{CLK}$ into	format. T 2.2 OUT	The state of DO is controlled by CS only.
The voltage applied to these inputs should not exceed $V_{CC}$ or go below DGND or AGND by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a		should be kept below 1 k $\Omega$ . If R <sub>S</sub> is greater than 1 k $\Omega$ , the sampled data comparator will not have enough time to acquire the correct value of the	when hig "0"s are	gh it is right-justified. When right-justified, six leading a output on DO before the MSB, and the complete
exceed V <sub>CC</sub> or go below DGND or AGND by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a				
		exceed $V_{CC}$ or go below DGND or AGND by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a	nize the occurs a	serial data exchange. A valid $\overline{CS}$ is recognized if it at least 100 ns (t <sub>SET-UP</sub> ) before the rising edge of
NN 1002.		WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	Y.UU	
10		WWW. 1	10	

## WWW.100Y.COM.TW 2.0 Functional Description (Continued)

occur there will be an uncertainty as to which S<sub>CLK</sub> rising edge will clock in the first bit of data. CS must remain low during the complete I/O exchange. Also, OE needs to be low if data from the previous conversion needs to be accessed

### 2.3.1 CS LOW CONTINUOUSLY

WW.100Y.COM.TW

Another way to accomplish synchronous serial communication is to tie  $\overline{CS}$  low continuously and use SARS and S<sub>CLK</sub> to synchronize the serial data exchange. S<sub>CLK</sub> can be disabled low during the conversion time and enabled after SARS goes low. With  $\overline{\text{CS}}$  low during the conversion time a zero will remain on DO until the conversion is completed. Once the conversion is complete, the falling edge of SARS will shift out on DO the MSB before S<sub>CLK</sub> is enabled. This MSB would be a leading zero if right-justified or D9 if left-justified. The rest of the data will be shifted out once  $S_{\mbox{CLK}}$  is enabled as discussed previously. If CS goes high during the conversion sequence DO is put into TRI-STATE, and the conversion result is not affected so long as CS remains high until the end of the conversion.


#### 2.4 TYING SCLK and CCLK TOGETHER

SCIK and CCIK can be tied together. The total conversion time will increase because the maximum clock frequency is now 1 MHz. The timing diagrams and the serial I/O exchange time (10  $S_{\mbox{CLK}}$  cycles) remain the same, but the conversion time ( $T_{C} = 41 C_{CLK}$  cycles) lengthens from a minimum of 14  $\mu$ s to a minimum of 41  $\mu$ s. In the case where  $\overline{CS}$ is low continuously, since the applied clock cannot be disabled, SARS must be used to synchronize the data output on DO and initiate a new conversion. The falling edge of SARS sends the MSB information out on DO. The next rising edge of the clock shifts in MUX address bit A2 on DI. The following clock falling edge will clock the next data bit of information out on DO. A conversion will be started after MUX addressing information has been loaded in (3 more clocks) and the analog sampling time (4.5 clocks) has elapsed. The ADC1031 does not have SARS. Therefore, CS cannot be left low continuously on the ADC1031.

### 3.0 Analog Considerations

### 3.1 THE INPUT SAMPLE AND HOLD

The ADC1031/4/8's sample/hold capacitor is implemented in its capacitive ladder structure. After the channel address is received, the ladder is switched to sample the proper analog input. This sampling mode is maintained for 4.5 SCLK cycles after the multiplexer addressing information is loaded in. For the ADC1031/4/8, the sampling of the analog input starts on S<sub>CLK</sub>'s 4th rising edge.



An acquisition window of 4.5  $S_{CLK}$  cycles is available to allow the ladder capacitance to settle to the analog input voltage. Any change in the analog voltage before or after the acquisition window will not effect the A/D conversion result.

In the most simple case, the ladder's acquisition time is determined by the  $\mathsf{R}_{\text{on}}$  (9 k $\!\Omega\!$ ) of the multiplexer switches, the CS1 (3.5 pF) and the total ladder (CL) and stray (CS2) capacitance (48 pF). For large source resistance the analog input can be modeled as an RC network as shown in Figure 1. The values shown yield an acquisition time of about 3  $\mu$ s for 10 bit accuracy with a zero to a full scale change in the reading. External source resistance and capacitance will lengthen the acquisition time and should be accounted for.

The curve "Signal to Noise Ratio vs Output Frequency" (Figure 2) gives an indication of the usable bandwidth of the ADC1031/ADC1034/ADC1038. The signal to noise ratio of an ideal A/D is the ratio of the BMS value of the full scale input signal amplitude to the value of the total error amplitude (including noise) caused by the transfer function of the A/D. An ideal 10 bit A/D converter with a total unadjusted error of 0 LSB would have a signal to noise ratio of about 62 dB, which can be derived from the equation:


### S/N = 6.02(N) + 1.8

where S/N is in dB and N is the number of bits. Figure 2 shows the signal to noise ratio vs. input frequency of a typical ADC1031/4/8 with 1/2 LSB total unadjusted error. The dotted lines show signal-to-noise ratios for an ideal (noiseless) 10 bit A/D with 0 LSB error and an A/D with a 1 LSB error


The sample-and-hold error specifications are included in the error and timing specifications of the A/D. The hold step and gain error sample/hold specs are taken into account in the ADC1031/4/8's total unadjusted error specification, while the hold settling time is included in the A/D's maximum conversion time specification. The hold droop rate can be thought of as being zero since an unlimited amount of time can pass between a conversion and the reading of data. However, once the data is read it is lost and another conversion is started.

#### **3.2 INPUT FILTERING**

Due to the sampling nature of the analog input, transients will appear on the input pins. They are caused by the ladder capacitance and internal stray capacitance charging current flowing into VIN. These transients will not degrade the A/D's performance if they settle out within the sampling window. This will occur if external source resistance is kept to a minimum.



## 3.0 Analog Considerations (Continued)



<sup>\*</sup>Current path must still exist from  $V_{IN}^{(-)}$  to ground

### FIGURE 3. Analog Input Options

### **3.3 REFERENCE AND INPUT**


**Power Supply Bypassing** 

The two V<sub>REF</sub> inputs of the ADC1031/4/8 are fully differential and define the zero to full-scale input range of the A to D converter. This allows the designer to easily vary the span of the analog input since this range will be equivalent to the voltage difference between V<sub>REF</sub> + and V<sub>REF</sub> -. By reducing V<sub>REF</sub> (V<sub>REF</sub> = V<sub>REF</sub> + - V<sub>REF</sub> -) to less than 5V, the sensitivity of the converter can be increased (i.e., if V<sub>REF</sub> = 2V then 1 LSB = 1.95 mV). The input/reference arrange

ment also facilitates ratiometric operation and in many cases the chip power supply can be used for transducer power as well as the  $V_{\sf REF}$  source.

This reference flexibility lets the input span not only be varied but also offset from zero. The voltage at V<sub>REF</sub> – sets the input level which produces a digital output of all zeros. Though V<sub>IN</sub> is not itself differential, the reference design allows nearly differential-input capability for many measurement applications. *Figure 3* shows some of the configurations that are possible.


The ADC1031 has no  $V_{REF}-$  pin.  $V_{REF}-$  is internally tied to GND.



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787




N.100Y.COM.TW





OV.COM.TW



WWW.100Y.COM.TW

0.785 [19.94] MAX


Physical Dimensions inches (millimeters)

16 Γነ

 $\overline{\Delta}$ 

WW.100Y.COM.TW


WWW.100Y.COM.TW




WWW.100Y

勝

特力材料 886-3-5753170





Converters with Analog Multiplexer and Track/Hold Function A/D ADC1031/ADC1034/ADC1038 10-Bit Serial I/O