

8-Bit, 20MHz, 60mW A/D Converter

January 2000

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

General Description

ADC1175

The ADC1175 is a low power, 20 Msps analog-to-digital converter that digitizes signals to 8 bits while consuming just 60 mW of power (typ). The ADC1175 uses a unique architecture that achieves 7.5 Effective Bits. Output formatting is straight binary coding.

The excellent DC and AC characteristics of this device, together with its low power consumption and +5V single supply operation, make it ideally suited for many video, imaging and communications applications, including use in portable equipment. Furthermore, the ADC1175 is resistant to latchup and the outputs are short-circuit proof. The top and bottom of the ADC1175's reference ladder is available for connections, enabling a wide range of input possibilities.

The ADC1175 is offered in SOIC (EIAJ) and TSSOP. It is designed to operate over the commercial temperature range of -20°C to +75°C.

Features

- Internal Sample-and-Hold Function
- Single +5V Operation
- Internal Reference Bias Resistors
- Industry Standard Pinout
- TRI-STATE® Outputs

Key Specifications

■ Resolution	8 Bits
■ Maximum Sampling Frequency	20 Msps (min)
■ THD	-55 dB (typ)
■ DNL	0.75 LSB (max)
■ ENOB	7.5 Bits (typ)
■ Guaranteed No Missing Codes	
■ Differential Phase	0.5 Degree (typ)
■ Differential Gain	0.7% (typ)

Power Consumption 60mW (typ)
 (excluding reference current)

Applications


- Video Digitization
- Digital Still Cameras
- Set Top Boxes
- Communications
- Medical Imaging
- Personal Computer Video Cameras
- Digital Television
- CCD Imaging
- Electro-Optics

Ordering Information

ADC1175CIJM	SOIC (EIAJ)	
ADC1175CIJMX	SOIC (EIAJ) (tape & reel)	
ADC1175CIMTC	TSSOP	
ADC1175CIMTCX	TSSOP (tape & reel)	

Pin Configuration


ADC1175 Pin Configuration



TRI-STATE® is a registered trademark of National Semiconductor Corporation. CN

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Block Diagram



Pin Descriptions and Equivalent Circuits

Pin No.	Symbol	Equivalent Circuit	Description	
19	V _{IN}	AV _{DD} AV _{SS}	Analog signal input. Conversion range is V_{RB} to $V_{RT}. \label{eq:vr}$	
16	V _{RTS}	AV _{DD}	Reference Top Bias with internal pull-up resistor. Short this pin to $V_{\rm RT}$ to self bias the reference ladder.	
17	V _{RT}	23 23	Analog Input that is the high (top) side of the reference ladder of the ADC. Nominal range is 1.0V to AV_{DD} . Voltage on V_{RT} and V_{RB} inputs define the V_{IN} conversion range. Bypass well. See Section 2.0 for more information.	
23	V_{RB}	AV _{SS}	Analog Input that is the low (bottom) side of the reference ladder of the ADC. Nominal range is 0V to 4.0V. Voltage on V_{RT} and V_{RB} inputs define the V_{IN} conversion range. Bypass well. See Section 2.0 for more information.	

Pin Descriptions and Equivalent Circuits (Continued)

Pin No.	Symbol	Equivalent Circuit	Description	1175	
22	V_{RBS}	AV _{DD}	Reference Bottom Bias with internal pull down resistor. Short to V_{RB} to self bias the reference		
M. 100	Y.COM.TW	AVSS	勝 特 力 材 料 886-2 胜特力电子(上海) 86-2 胜特力电子(深圳) 86-7	1-54151736	
	OOX.COM.	DV _{DD}	Http://www.100y.	com. tw	
	ŌĒ	1 DV _{SS}	CMOS/TTL compatible Digital input that, when low, enables the digital outputs of the ADC1175. When high, the outputs are in a high impedance state.	M M	
12	CLK	DV _{SS}	CMOS/TTL compatible digital clock Input. V _{IN} is sampled on the falling edge of CLK input.	LITW M.TW OM.TW OM.TW COM.TW	
3 thru 10	D0-D7	DV _{DD} DV _{SS}	Conversion data digital Output pins. D0 is the LSB, D7 is the MSB. Valid data is output just after the rising edge of the CLK input. These pins are enabled by bringing the \overline{OE} pin low.	COM.TO CO	
11, 13	DV _{DD}	WWW.100Y.COM.TW WWW.100Y.COM.TW	Positive digital supply pin. Connect to a clean, quiet voltage source of +5V. AV _{DD} and DV _{DD} should have a common source and be separately bypassed with a 10µF capacitor and a 0.1µF ceramic chip capacitor. See Section 3.0 for more information.	AM:100X:C	
2, 24	DV _{SS}	WWW.100Y.COM.T	The ground return for the digital supply. AV _{SS} and DV _{SS} should be connected together close to the ADC1175.		
14, 15, 18	AV _{DD}	MMM.100X.COM	Positive analog supply pin. Connected to a clean, quiet voltage source of +5V. AV _{DD} and DV _{DD} should have a common source and be separately bypassed with a 10 µF capacitor and a 0.1 µF ceramic chip capacitor. See Section 3.0 for more information.	_	
20, 21	AV _{ss}	4111	The ground return for the analog supply. AV _{SS} and DV _{SS} should be connected together close to the ADC1175 package.		

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

AV $_{DD}$, DV $_{DD}$ 6.5V Voltage on Any Pin -0.3V to 6.5V V_{RT} , V_{RB} AV $_{SS}$ to AV $_{DD}$ CLK, \overline{OE} Voltage -0.05 to (AV $_{DD}$ + 0.05V) Digital Output Voltage DV $_{SS}$ to DV $_{DD}$ Input Current (Note 3) ± 25 mA

Package Input Current

(Note 3) ±50mA

Package Dissipation at 25°C (Note 4)

ESD Susceptibility (Note 5)

Human Body Model 2000V Machine Model 200V

Soldering Temp., Infared, 10

sec. (Note 6) 300°C Storage Temperature -65°C to +150°C

Operating Ratings(Notes 1, 2)

Converter Electrical Characteristics

The following specifications apply for $AV_{DD} = DV_{DD} = +5.0V_{DC}$, $\overline{OE} = 0V$, $V_{RT} = +2.6V$, $V_{RB} = 0.6V$, $C_L = 20$ pF, $f_{CLK} = 20$ MHz at 50% duty cycle. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**; all other limits $T_A = 25$ °C (Notes 7, 8)

Symbol	Parameter	Conditions		Typical (Note 9)	Limits (Note 9)	Units
DC Accur	acy	WW TIOON.	N	1	001.	WILM
INL	Integral Non Linearity	f _{CLK} = 20 MHz	W	±0.5	±1.3	LSB(max)
INL	Integral Non Linearity	f _{CLK} = 30 MHz		±1.0	ov.C	LSB(max)
DNL	Differential Non Linearity	f _{CLK} = 20 MHz	7.4.	±0.35	±0.75	LSB(max)
DNL	Differential Non Linearity	f _{CLK} = 30 MHz	TIN	±1.0	x 1007.	LSB(max)
***	Missing Codes	MAN W. CO.	TW	WW	0	(max)
E _{OT}	Top Offset	TANN. TOO ST CO	NI.	-24	111.70	mV
E _{OB}	Bottom Offset	W. 100	OW.LA.	+37	M.100	mV
Video Ac	curacy	M. 100x	TIM		VI - 10	OV
DP	Differential Phase Error	f_{in} = 4.43 MHz sine wave, f_{CLK} = 17.7 MHz	COM.TW	0.5	WW.1	Degree
DG	Differential Gain Error	f_{in} = 4.43 MHz sine wave, f_{CLK} = 17.7 MHz		0.4	WWW	%
Analog In	put and Reference Characteri		TCOM.			Trans C
V _{IN}	Input Range	M.TW WWW.10	ON COM	2.0	V_{RB} V_{RT}	V(min) V(max)
0	V _{IN} Input Capacitance	V _{IN} = 1.5V + 0.7Vrms	(CLK LOW)	4	W	pF
C _{IN}	V _{IN} input Capacitance	V _{IN} = 1.5V + 0.7VIIIIS	(CLK HIGH)	11	1	
R _{IN}	R _{IN} Input Resistance	CONCIN	W.100	>1	1	MΩ
BW	Analog Input Bandwidth	W.C. WIN	100 Y.	120		MHz
R _{RT}	Top Reference Resistor	W.COM WY	144.	360		Ω
R _{REF}	Reference Ladder Resistance	V _{RT} to V _{RB}		300	200 400	$\Omega({\sf min})$ $\Omega({\sf max})$
R _{RB}	Bottom Reference Resistor	WY.COW TW		90		Ω
	$V_{RT} = V_{RTS}, V_{RB} = V_{RBS}$		7	4.8 9.3	mA (min) mA(max)	
I _{REF}	Reference Ladder Current	V _{RT} =V _{RTS} ,V _{RB} =AV _{SS}		8	5.4 10.5	mA (min) mA(max)
V _{RT}	Reference Top Self Bias Voltage	V_{RT} connected to V_{RTS} V_{RB} connected to V_{RBS}		2.6		V

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Converter Electrical Characteristics (Continued)

The following specifications apply for $AV_{DD} = DV_{DD} = +5.0V_{DC}$, $\overline{OE} = 0V$, $V_{RT} = +2.6V$, $V_{RB} = 0.6V$, $C_L = 20$ pF, $f_{CLK} = 20$ MHz at 50% duty cycle. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**; all other limits $T_A = 25$ °C (Notes 7, 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 9)	Units
Analog In	put and Reference Characteris		1007.	TOM TV	N
V_{RB}	Reference Bottom Self Bias Voltage	V _{RT} connected to V _{RTS} V _{RB} connected to V _{RBS}	0.6	0.55 0.65	V(min) V(max)
VALVA 10	DX:COM:TW	V _{RT} connected to V _{RTS} , V _{RB} connected to V _{RBS}	2	1.89 2.15	μAmin μAmax
V _{RTS} - V _{RBS}	Self Bias Voltage Delta	V _{RB} connected to V _{RBS} V _{RT} connected to V _{RTS} , V _{RB} connected to V _{SS}	2.3	OY.COM	V
V _{RT} - V _{RB}	Reference Voltage Delta	WWW.100X.COM.TW	2	1.0 2.8	V(min) V(max)
Power Su	pply Characteristics	M. 100 - COM. 1	Vizzi	Jan .	$O_{M^{*}}$
IA _{DD}	Analog Supply Current	$DV_{DD} = AV_{DD} = 5.25V$	9.5	C 100 X.	mA
ID _{DD}	Digital Supply Current	$DV_{DD} = AV_{DD} = 5.25V$	2.5	100X.	mA
	M.Ing. COM.	$DV_{DD} AV_{DD} = 5.25V$, $f_{CLK} = 20 \text{ MHz}$	12	17	mA
IAV _{DD} +	Total Operating Current	DV_{DD} AV_{DD} =5.25V, f_{CLK} = 30 MHz	13	VIN. 100	COM.
IDV _{DD}	Total Operating Current	$DV_{DD} = AV_{DD} = 5.25V$, CLK Low (Note 10)	9.6	MN.100	mA
	MM. 1005.	$DV_{DD} = AV_{DD} = 5.25V$, $f_{CLK} = 20 \text{ MHz}$	60	85	mW
	Power Consumption	$DV_{DD} = AV_{DD} = 5.25V, f_{CLK} = 30 \text{ MHz}$	65	1	mW
CLK, OE	Digital Input Characteristics	DD DD AGEN		MM	ANDY CL
V _{IH}	Logical High Input Voltage	$DV_{DD} = AV_{DD} = +5.25V$	Lai	3.0	V (min)
V _{IL}	Logical Low Input Voltage	$DV_{DD} = AV_{DD} = +5.25V$. 1	1.0	V (max)
I _{IH}	Logical High Input Current	$V_{IH} = DV_{DD} = AV_{DD} = +5.25V$	5	MM	μA
I _{IL}	Logic Low Input Current	$V_{IL} = 0V$, $DV_{DD} = AV_{DD} = +5.25V$	-5	WW	μA
C _{IN}	Logic Input Capacitance	DN DD DD CO	5	- 11	pF
	Itput Characteristics	W. 100 X.	M.TW		7V.100
I _{OH}	High Level Output Current	DV _{DD} = 4.75V, V _{OH} = 2.4V	TI	-1.1	mA (min)
I _{OL}	Low Level Output Current	$DV_{DD} = 4.75V, V_{OL} = 0.4V$	ON THE	1.6	mA (max)
I _{OZH} ,	Tri-State®Leakage Current	$\frac{DV_{DD}}{OE} = 5.25V$ $\frac{DV_{DD}}{OE} = DV_{DD}, V_{OL} = 0V \text{ or } V_{OH} = DV_{DD}$	±20	N .	μA
	ical Characteristics	OV. CO	CONF		MWW
f _{C1}	Maximum Conversion Rate	CONT.	30	20	MHz(min)
f _{C2}	Minimum Conversion Rate	001. W. IN 10.	101/		MHz
t _{OD}	Output Delay	CLK high to data valid	19	TV	ns(max)
OD	Pipline Delay (Latency)	TION CONTAIN MANY	2.5	MTW	Clock Cycles
t _{DS}	Sampling (Aperture) Delay	CLK low to acquissition of data	3	W.IV	ns
t _{AJ}	Aperture Jitter	W. CON. CO. TAI WAY	30	VIII	ps rms
t _{OH}	Output Hold Time	CLK high to data invalid	10	Opper	ns
t _{EN}	OE Low to Data Valid	Loaded as in Figure 2	11		ns
t _{DIS}	OE High to High Z State	Loaded as in Figure 2	15		ns
ENOB	Effective Number of Bits	f_{IN} = 1.31 MHz, V_{IN} = FS - 2 LSB f_{IN} = 4.43 MHz, V_{IN} = FS - 2 LSB f_{IN} = 9.9 MHz, V_{IN} = FS - 2 LSB f_{IN} = 4.43 MHz, f_{CLK} = 30 MHz	7.5 7.3 7.2 6.5	7.0	Bits (min)
SINAD	Signal-to- Noise & Distortion	$f_{IN} = 1.31 \text{ MHz}, V_{IN} = \text{FS} - 2 \text{ LSB}$ $f_{IN} = 4.43 \text{ MHz}, V_{IN} = \text{FS} - 2 \text{ LSB}$ $f_{IN} = 9.9 \text{ MHz}, V_{IN} = \text{FS} - 2 \text{ LSB}$ $f_{IN} = 4.43 \text{ MHz}, V_{IN} = \text{FS} - 2 \text{ LSB}$ $f_{IN} = 4.43 \text{ MHz}, f_{CLK} = 30 \text{ MHz}$	47 46 45 40	43	dB(min)

Converter Electrical Characteristics (Continued)

The following specifications apply for $AV_{DD} = DV_{DD} = +5.0V_{DC}$, $\overline{OE} = 0V$, $V_{RT} = +2.6V$, $V_{RB} = 0.6V$, $C_L = 20$ pF, $f_{CLK} = 20$ MHz at 50% duty cycle. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**; all other limits T_A = 25°C (Notes 7, 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 9)	Units
AC Electr	ical Characteristics	Y.Co. TW WWW. 100X	TIME		
SNR	Signal-to- Noise Ratio	f_{IN} = 1.31 MHz, V_{IN} = FS - 2 LSB f_{IN} = 4.43 MHz, V_{IN} = FS - 2 LSB f_{IN} = 9.9 MHz, V_{IN} = FS - 2 LSB f_{IN} = 4.43 MHz, f_{CLK} = 30 MHz	47 47 42 45	44	dB(min)
SFDR	Spurious Free Dynamic Range	$f_{IN} = 1.31 \text{ MHz}, V_{IN} = FS - 2 \text{ LSB}$ $f_{IN} = 4.43 \text{ MHz}, V_{IN} = FS - 2 \text{ LSB}$ $f_{IN} = 9.9 \text{ MHz}, V_{IN} = FS - 2 \text{ LSB}$ $f_{IN} = 4.43 \text{ MHz}, f_{CLK} = 30 \text{ MHz}$	56 58 53 46	M.TW M.TW	dB
THD	Total Harmonic Distortion	$f_{IN} = 1.31 \text{ MHz}, V_{IN} = FS - 2 \text{ LSB}$ $f_{IN} = 4.43 \text{ MHz}, V_{IN} = FS - 2 \text{ LSB}$ $f_{IN} = 9.9 \text{ MHz}, V_{IN} = FS - 2 \text{ LSB}$ $f_{IN} = 4.43 \text{ MHz}, f_{CLK} = 30 \text{ MHz}$	-55 -57 -52 -47	COM.TV	N dB

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = $AV_{SS} = DV_{SS} = 0V$, unless otherwise specified.


Note 3: When the input voltage at any pin exceeds the power supplies (that is, less than AV_{SS} or DV_{SS}, or greater than AV_{DD} or DV_{DD}), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The absolute maximum junction temperatures (T_J max) for this device is 150°C. The maximum allowable power dissipation is dictated by T_J max, the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature, T_A , and can be calculated using the formula P_D MAX = (T_J max - T_A)/ θ_{JA} . In the 24-pin TSSOP, θ_{JA} is 92°C/W, so P_D MAX = 1,358 mW at 25°C and 815 mW at the maximum operating ambient temperature of 75°C. (Typical thermal resistance, θ_{JA} , of this part is 98°C/W for the EIAJ SOIC). Note that the power dissipation of this device under normal operation will typically be about 101 mW (60 mW quiescent power + 33 mW reference ladder power + 8 mW due to 1 TTL loan on each digital output. The values for maximum power dissipation listed above will be reached only when the ADC1175 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5k Ω resistor. Machine model is 220 pf discharged through ZERO Ω .

Note 6: See AN450, "Surface Mounting Methods and Their Effect on Product Reliability", or the section entitled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book, for other methods of soldering surface mount devices.

Note 7: The analog inputs are protected as shown below. Input voltage magnitudes up to 6.5V or to 500 mV below GND will not damage this device. However, errors in the A/D conversion can occur if the input goes above V_{DD} or below GND by more than 50 mV. As an example, if AV_{DD} is $4.75V_{DC}$, the full-scale input voltage must be $\leq 4.80V_{DC}$ to ensure accurate conversions.





Note 8: To guarantee accuracy, it is required that AVDD and DVDD be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.

Note 9: Typical figures are at T_J = 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality


Note 10: At least two clock cycles must be presented to the ADC1175 after power up. See Section 4.0 for details.

Typical Performance Characteristics






DNL vs Temp at f_{CLK}




SNR vs Temp at f_{CLK}

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www. 100y. com. tw




SNR vs Temp at f_{CLK}




THD vs Temp




THD vs Temp




SINAD/ENOB vs Temp




SINAD/ENOB vs Temp




SINAD and ENOB vs Clock Duty Cycle




SFDR vs Temp and f_{IN}



SFDR vs Temp and fin



Differential Gain vs Temperature




Typical Performance Characteristics (Continued)


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Differential Phase vs Temperature



Spectral Response at $f_{CLK} = 20$ MSPS



Specification Definitions

ANALOG INPUT BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input. The test is performed with f_{IN} equal to 100 KHz plus integer multiples of f_{CLK} . The input frequency at which the output is -3 dB relative to the low frequency input signal is the full power bandwidth.

APERTURE JITTER is the time uncertainty of the sampling point (t_{DS}) , or the range of variation in the sampling delay.

BOTTOM OFFSET is the difference between the input voltage that just causes the output code to transition to the first code and the negative reference voltage. Bottom offset is defined as $E_{OB} = V_{ZT} - V_{RB}$, where V_{ZT} is the first code transition input voltage. Note that this is different from the normal Zero Scale Error.

DIFFERENTIAL GAIN ERROR is the percentage difference between the output amplitudes of a high frequency reconstructed sine wave at two different dc levels.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

DIFFERENTIAL PHASE ERROR is the difference in the output phase of a reconstructed small signal sine wave at two different dc levels.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from zero scale (½LSB below the first code transition) through positive full scale (½LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value. The end point test method is used.

OUTPUT DELAY is the time delay after the rising edge of the input clock before the data update is present at the output pins.

OUTPUT HOLD TIME is the length of time that the output data is valid after the rise of the input clock.

PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data is presented to the output stage. Data for any give sample is avail-

able the Pipeline Delay plus the Output Delay after that sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

SAMPLING (APERTURE) DELAY is that time required after the fall of the clock input for the sampling switch to open. The Sample/Hold circuit effectively stops capturing the input signal and goes into the "hold" mode $t_{\rm DS}$ after the clock goes low.

SIGNAL TO NOISE RATIO (SNR) is the ratio of the rms value of the input signal to the rms value of the other spectral components below one-half the sampling frequency, not including harmonics or dc.

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SI-NAD) is the ratio of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding dc.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

TOP OFFSET is the difference between the positive reference voltage and the input voltage that just causes the output code to transition to full scale and is defined as $E_{OT} = V_{FT} - V_{RT}$. Where V_{FT} is the full scale transition input voltage. Note that this is different from the normal Full Scale Error.

TOTAL HARMONIC DISTORTION (THD) is the ratio of the rms total of the first six harmonic components, to the rms value of the input signal.

Timing Diagram

特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw




FIGURE 1. ADC1175 Timing Diagram




FIGURE 2. t_{EN} , t_{DIS} Test Circuit WWW.100Y.COM.TW

Functional Description

The ADC1175 uses a new, unique architecture to achieve 7.2 effective bits at and maintains superior dynamic performance up to ½ the clock frequency.

The analog signal at V_{IN} that is within the voltage range set by V_{RT} and V_{RB} are digitized to eight bits at up to 30 MSPS. Input voltages below V_{RB} will cause the output word to consist of all zeroes. Input voltages above V_{RT} will cause the output word to consist of all ones. V_{RT} has a range of 1.0 Volt to the analog supply voltage, AV_{DD} , while V_{RB} has a range of 0 to 4.0 Volts. V_{RT} should always be at least 1.0 Volt more positive than V_{RB} .

If V_{RT} and V_{RTS} are connected together and V_{RB} and V_{RBS} are connected together, the nominal values of V_{RT} and V_{RB} are 2.6V and 0.6V, respectively. If V_{RT} and V_{RTS} are connected together and V_{RB} is grounded, the nominal value of V_{RT} is 2.3V.

Data is acquired at the falling edge of the clock and the digital equivalent of the data is available at the digital outputs 2.5 clock cycles plus t_{OD} later. The ADC1175 will convert as long as the clock signal is present at pin 12. The Output Enable pin \overline{OE} , when low, enables the output pins. The digital outputs are in the high impedance state when the \overline{OE} pin is high.

Applications Information

1.0 The Analog Input

The analog input of the ADC1175 is a switch followed by an integrator. The input capacitance changes with the clock level, appearing as 4 pF when the clock is low, and 11 pF when the clock is high. Since a dynamic capacitance is more difficult to drive than a fixed capacitance, choose an amplifier that can drive this type of load. The CLC409, CLC440, LM6152, LM6154, LM6181 and LM6182 have been found to be excellent devices for driving the ADC1175. Do not drive the input beyond the supply rails.

Figure 3 shows an example of an input circuit using the LM6181. This circuit has both gain and offset adjustments. If

you desire to eliminate these adjustments, you should reduce the signal swing to avoid clipping at the ADC1175 output that can result from normal tolerances of all system components. With no adjustments, the nominal value for the amplifier feedback resistor is 560Ω and the 5.1k resistor at the inverting input should be changed to 1.5k and returned to +5V rather than to the Offset Adjust potentiometer.

2.0 Reference Inputs

The reference inputs V_{RT} (Reference Top) and V_{RB} (Reference Bottom) are the top and bottom of the reference ladder. Input signals between these two voltages will be digitized to 8 bits. External voltages applied to the reference input pins should be within the range specified in the Operating Ratings table (1.0V to AV_{DD} for V_{RT} and 0V to $(AV_{DD}$ - 1.0V) for V_{RB}). Any device used to drive the reference pins should be able to source sufficient current into the V_{RT} pin and sink sufficient current from the V_{RB} pin.

The reference ladder can be self-biased by connecting V_{RT} to V_{RTS} and connecting V_{RB} to V_{RBS} to provide top and bottom reference voltages of approximately 2.6V and 0.6V, respectively, with $V_{CC} = 5.0$ V. This connection is shown in Figure 3. If V_{RT} and V_{RTS} are tied together, but V_{RB} is tied to analog ground, a top reference voltage of approximately 2.3V is generated. The top and bottom of the ladder should be bypassed with 10µF tantalum capacitors located close to the reference pins.

The reference self-bias circuit of *Figure 3* is very simple and performance is adequate for many applications. Superior performance can generally be achieved by driving the reference pins with a low impedance source.

By forcing a little current into or out of the top and bottom of the ladder, as shown in *Figure 4*, the top and bottom reference voltages can be trimmed. The resistive divider at the amplifier inputs can be replaced with potentiometers. The LMC662 amplifier shown was chosen for its low offset voltage and low cost. Note that a negative power supply is needed for these amplifiers as their outputs may be required to go slightly negative to force the required reference voltages.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




FIGURE 3. Simple, Low Component Count, Self -Bias Reference application. Because of resistor tolerances, the reference voltages can vary by as much as 6%. Choose an amplifier that can drive a dynamic capacitance (see text).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw




FIGURE 4. Better defining the ADC Reference Voltage. Self-bias is still used, but the reference voltages are trimmed by providing a small trim current with the operational amplifiers.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




FIGURE 5. Driving the reference to force desired values requires driving with a low impedance source, provided by the transistors. Note that pins 16 and 22 are not connected.

If reference voltages are desired that are more than a few tens of millivolts from the self-bias values, the circuit of Figure 5 will allow forcing the reference voltages to whatever levels are desired. This circuit provides the best performance because of the low source impedance of the transistors. Note that the $\rm V_{RTS}$ and $\rm V_{RBS}$ pins are left floating.

 $\rm V_{RT}$ can be anywhere between $\rm V_{RB}$ + 1.0V and the analog supply voltage, and $\rm V_{RB}$ can be anywhere between ground and 1.0V below $\rm V_{RT}.$ To minimize noise effects and ensure accurate conversions, the total reference voltage range ($\rm V_{RT}$ - $\rm V_{RB})$ should be a minimum of 1.0V and a maximum of about 2.8V.

3.0 Power Supply Considerations

Many A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A $10\mu\text{F}$ tantalum or aluminum electrolytic capacitor should be placed within an of inch (2.5 centimeters) of the A/D power pins, with a 0.1 μF ceramic chip capacitor placed as close as

possible to the converter's power supply pins. Leadless chip capacitors are preferred because they have low lead inductance.

While a single voltage source should be used for the analog and digital supplies of the ADC1175, these supply pins should be well isolated from each other to prevent any digital noise from being coupled to the analog power pins. A 47 Ohm resistor is recommend between the analog and digital supply lines, with a ceramic capacitor close to the analog supply line. Avoid inductive components in the analog supply line.

The converter digital supply should **not** be the supply that is used for other digital circuitry on the board. It should be the same supply used for the A/D analog supply.

As is the case with all high speed converters, the ADC1175 should be assumed to have little power supply rejection, especially when self-biasing is used by connecting $\rm V_{RT}$ and $\rm V_{RTS}$ together.

No pin should ever have a voltage on it that is in excess of the supply voltages or below ground, not even on a trasient

basis. This can be a problem upon application of power to a circuit. Be sure that the supplies to circuits driving the CLK, $\overline{\text{OE}}$, analog input and reference pins do not come up any faster than does the voltage at the ADC1175 power pins.

4.0 The ADC1175 Clock

Although the ADC1175 is tested and its performance is guaranteed with a 20MHz clock, it typically will function with clock frequencies from 1MHz to 30MHz.

If continuous conversions are not required, power consumption can be reduced somewhat by stopping the clock at a logic low when the ADC1175 is not being used. This reduces the current drain in the ADC1175's digital circuitry from a typical value of 2.5mA to about 100µA.

Note that powering up the ADC1175 with the clock stopped may not save power, as it will result in an increased current flow (by as much as 170%) in the reference ladder. In some cases, this may increase the ladder current above the specified limit. Toggling the clock twice at 1MHz or higher and returning it to the low state will eliminate the excess ladder current

An alternative power-saving technique is to power up the ADC1175 with the clock active, then halt the clock in the low state after two clock cycles. Stopping the clock in the high state is not recommended as a power-saving technique.

5.0 Layout and Grounding

Proper grounding and proper routing of all signals is essential to ensure accurate conversion. Separate analog and digital ground planes that are connected beneath the ADC1175 are required to meet data sheet limits. The analog and digital grounds may be in the same layer, but should be separated from each other. The analog and digital ground planes should **never** overlap each other.

Capacitive coupling between the typically noisy digital ground plane and the sensitive analog circuitry can lead to poor performance that may seem impossible to isolate and remedy. The solution is to keep the analog circuity well separated from the digital circuitry and from the digital ground plane

Digital circuits create substantial supply and ground transients. The logic noise thus generated could have significant impact upon system noise performance. The best logic family to use in systems with A/D converters is one which employs non-saturating transistor designs, or has low noise characteristics, such as the 74HC(T) and 74AC(T)Q families. Worst noise generators are logic families that draw the largest supply current transients during clock or signal edges, like the 74F and the 74AC(T) families. In general, slower logic families, such as 74LS and 74HC(T), will produce less high frequency noise than do high speed logic families, such as the 74F and 74AC(T) families.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

An effective way to control ground noise is by connecting the analog and digital ground planes together beneath the ADC with a copper trace that is very narrow (about 3/16 inch) compared with the rest of the ground plane. This narrowing beneath the converter provides a fairly high impedance to

the high frequency components of the digital switching currents, directing them away from the analog pins. The relatively lower frequency analog ground currents do not see a significant impedance across this narrow ground connection. Generally, analog and digital lines should cross each other at 90 degrees to avoid getting digital noise into the analog path. In video (high frequency) systems, however, avoid crossing analog and digital lines altogether. Clock lines should be isolated from ALL other lines, analog and digital. Even the generally accepted 90 degree crossing should be avoided as even a little coupling can cause problems at high frequencies. Best performance at high frequencies and at high resolution is obtained with a straight signal path.

Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should not be placed side by side, not even with just a small part of their bodies being beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the analog ground return.




FIGURE 6. Layout example showing separate analog and digital ground planes connected below the ADC1175.

Figure 6 gives an example of a suitable layout. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed on or over the analog ground plane. All digital circuitry and I/O lines should be placed over the digital ground plane.

6.0 Dynamic Performance

The ADC1175 is ac tested and its dynamic performance is guaranteed. To meet the published specifications, the clock source driving the CLK input must be free of jitter. For best ac performance, isolating the ADC clock from any digital circuitry should be done with adequate buffers, as with a clock tree. See *Figure 7*.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




FIGURE 7. Isolating the ADC clock from Digital Circuitry.

It is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal.

7.0 Common Application Pitfalls

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 50mV below the ground pins or 50mV above the supply pins. Exceeding these limits on even a transient basis can cause faulty or erratic operation. It is not uncommon for high speed digital circuits (e.g., 74F and 74AC devices) to exhibit undershoot that goes more than a volt below ground. A resistor of 50Ω in series with the offending digital input will usually eliminate the problem.

Care should be taken not to overdrive the inputs of the ADC1175. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus.

The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current is required from DV_DD and DGND. These large charging current spikes can couple into the analog section, degrading dynamic performance. Buffering the digital data outputs (with an 74ACQ541, for example) may be necessary if the data bus to be driven is heavily loaded. Dynamic performance can also be improved by adding 47Ω series resistors at each digital output, reducting the energy coupled back into the converter output pins.

Using an inadequate amplifier to drive the analog input. As explained in Section 1.0, the capacitance seen at the input alternates between 4 pF and 11 pF with the clock. This

dynamic capacitance is more difficult to drive than is a fixed capacitance, and should be considered when choosing a driving device. The CLC409, CLC440, LM6152, LM6154, LM6181 and LM6182 have been found to be excellent devices for driving the ADC1175 analog input.

Driving the V_{RT} pin or the V_{RB} pin with devices that can not source or sink the current required by the ladder. As mentioned in section 2.0, care should be taken to see that any driving devices can source sufficient current into the V_{RT} pin and sink sufficient current from the V_{RB} pin. If these pins are not driven with devices than can handle the required current, these reference pins will not be stable, resulting in a reduction of dynamic performance.

Using a clock source with excessive jitter, using an excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance. Simple gates with RC timing is generally inadequate as a clock source.

Input test signal contains harmonic distortion that interferes with the measurement of dynamic signal to noise ratio. Harmonic and other interfering signals can be removed by inserting a filter at the signal input. Suitable filters are shown in *Figure 8* and *Figure 9*. The circuit of *Figure 8* has cutoff of about 5.5 MHz and is suitable for input frequencies of 1 MHz to 5 MHz. The circuit of *Figure 9* has a cutoff of about 11 MHz and is suitable for input freqencies of 5 MHz to 10 MHz. These filters should be driven by a generator of 75 Ohm source impedance and terminated with a 75 ohm resistor.




FIGURE 8. 5.5 MHz Low Pass Filter to Eliminate Harmonics at the Signal Input.







FIGURE 9. 11 MHz Low Pass filter to eliminate harmonics at the signal input. Use at input frequencies of 5 MHz to 10 MHz


Physical Dimensions inches (millimeters) unless otherwise noted






LAND PATTERN RECOMMENDATION








24-Lead Package JM Ordering Number ADC1175CIJM NS Package Number M24D

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32

Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.