勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



ADS574

Microprocessor-Compatible Sampling CMOS ANALOG-TO-DIGITAL CONVERTER

FEATURES

- REPLACES ADC574 FOR NEW DESIGNS
- COMPLETE SAMPLING A/D WITH REFERENCE, CLOCK AND MICROPROCESSOR INTERFACE
- FAST ACQUISITION AND CONVERSION: 25µs max
- ELIMINATES EXTERNAL SAMPLE/HOLD IN MOST APPLICATIONS
- GUARANTEED AC AND DC PERFORMANCE
- SINGLE +5V SUPPLY OPERATION
- LOW POWER: 100mW max
- PACKAGE OPTIONS: 0.6" and 0.3" DIPs, SOIC


DESCRIPTION

The ADS574 is a 12-bit successive approximation analog-to-digital converter using an innovative capacitor array (CDAC) implemented in low-power CMOS technology. This is a drop-in replacement for ADC574 models in most applications, with internal sampling, much lower power consumption, and capability to operate from a single +5V supply.

The ADS574 is complete with internal clock, microprocessor interface, three-state outputs, and internal scaling resistors for input ranges of 0V to +10V, 0V to +20V, \pm 5V, or \pm 10V. The maximum throughput time for 12-bit conversions is 25µs over the full operating temperature range, including both acquisition and conversion.

Complete user control over the internal sampling function facilitates elimination of external sample/hold amplifiers in most existing designs.

The ADS574 requires +5V, with -12V or -15V optional, depending on usage. No +15V supply is required. Available packages include 0.3" or 0.6" wide 28-pin plastic DIPs and 28-lead SOICs.



WWW.100Y.COM.TW WW.100X.COM.TW SPECIFICATIONS ELECTRICAI

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW 100Y.COM.TW At $T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = +5V$, $V_{EE} = -15V$ to +5V, sampling frequency of 40kHz, and $f_{IN} = 10$ kHz, unless otherwise specified.

RAMETERMINTYPMAXMINTYPMAXUNITSSOLUTION12*BitsUTSALOG 12 **Bitstage Ranges: Unipolar 0 to +100, 0 to +200 0 to +100, 0 to +200VBipolar 15 21*** $\pm 10V$, 0V to +20V6084**KQiTAL (CE, $\overline{CS}, R(\overline{C}, A_0, 12/\overline{B})$ +2.0+5.5**VLogic 0-0.5+0.8**VDotic 1+2.0+5.5**VLogic 0-0.50.1+5**VDocic 1-50.1+5**PFAscitance-50.1+5**PFANSFER CHARACTERISTICS+1±1/2LSBLSBLSBUI-Scale Calibration Error (1)(adjustable to zero)±10±14LSBSitsIul-Scale Calibration Error (1)12±0.25*% of FSSitsIul-Scale Calibration Error (1)±14±1/2LSBSitsSitsIul-Scale Calibration Error (1)±14±13LSBSitsSitsIul-Scale Calibration Error (1)±14±13LSBSitsSitsIul-Scale Calibration Error (1)±14±13LSBSitsSitsIul-Scale Calibration Error (1)±14±13LSBSitsSitsIul-Scale Calibration Error±10<
UTSALOG tage Ranges: Unipolar Bipolar0 to +10, 0 to +20 $\pm 5, \pm 10$ VBipolar $\pm 10V, 0V$ to +20V1521 $\pm 5, \pm 10$ **weedance:0 to +10, 0 to +20V $\pm 10V, 0V$ to +20VV6084***WITAL (CE, $\overline{CS}, R/\overline{C}, A_0, 12/\overline{B})$ Logic 0+**VItages: Logic 1 Logic 0+2.0 -0.5 +5.5 $+0.8$ **VV-50.1 $+5$ +5 $*$ *VACCURACY +25°C Inearity Error (adjustable to zero) ipolar Offset Error (adjustable to zero) ipolar Offset Error (adjustable to zero) io Missing Codes Resolution (Diff. Linearity) N to T_{MAX} (3) Inearity Error Iull-Scale Calibration Error impolar Offset1212 ± 1 $\pm 1/2$ ± 1 $\pm 1/2$ ± 1 LSB $\pm 1/2$ UII-Scale Calibration Error impolar Offset ± 1 $\pm 1/2$ $\pm 1/2$ ± 12 $\pm 1/2$ ± 3 ± 3 LSB ± 3 ± 3
ALOG tage Ranges: Unipolar Bipolar vedance: 0 to +10V, $\pm 5V$ $\pm 10V$, 0V to +20V0 to +10, 0 to +20 ± 5 , ± 10 V V V ± 5 , ± 10 Wardence: 0 to +10V, $\pm 5V$ $\pm 10V$, 0V to +20V15 6021 84* ** KQWITAL (CE, $\overline{CS}, R/\overline{C}, A_0, 12/\overline{8})$ Logic 0+2.0 -0.5 +5.5 $+0.8$ * *V KQWardence: 0-0.5 -0.5 +0.8 $+0.8$ * *V KQWardence: 0-5 -0.5 +0.8 $+0.8$ * *V V V V PFANSFER CHARACTERISTICS-5 -5 -5 -10 +11 ± 12 $\pm 1/2$ LSB ± 10 ANSFER CHARACTERISTICS ± 1 ± 100 $\pm 1/2$ $\pm 1/2$ LSB ± 10 ANSFER CHARACTERISTICS ± 1 ± 100 $\pm 1/2$ $\pm 1/2$ LSB ± 10 ANSFER CHARACTERISTICS ± 1 ± 100 $\pm 1/2$ $\pm 1/2$ LSB ± 100 MUI-Scale Calibration Error (1) (adjustable to zero) ipolar Offset Error (adjustable to zero) ipolar Offset Cror In 0 TMAX (3) inearity Error Iul-Scale Calibration Error (1) ± 1 $\pm 1/2$ $\pm 1/2$ $\pm 1/2$ UII-Scale Calibration Error inpolar Offset ± 1 $\pm 1/2$ $\pm 1/2$ $\pm 1/2$ LSB ± 3 UII-Scale Calibration Error inpolar Offset ± 1 ± 12 $\pm 1/2$ $\pm 1/2$ LSB ± 3
tage Ranges: Unipolar Bipolar 0 to +10, 0 to +20 $\pm 5, \pm 10$ V v Bipolar 0 to +10V, $\pm 5V$ 15 21 $*$ $*$ k $k\Omega$ $k\Omega$ $\pm 10V, 0V$ to $\pm 20V$ 60 84 $*$ $*$ $k\Omega$ $k\Omega$ itTAL (CE, $\overrightarrow{CS}, R/\overrightarrow{C}, A_0, 12/\overrightarrow{B}$) ± 20 ± 5.5 $*$ $*$ V Lagic 0 -0.5 -0.5 ± 0.8 $*$ $*$ V Lagic 0 -0.5 -0.5 ± 0.8 $*$ $*$ V V bactance -5 0.1 ± 5 $*$ $*$ $*$ V V μ Ascitance $*$ -5 0.1 ± 5 $*$ $*$ $*$ V μ Ascitance $*$ -5 0.1 ± 5 $*$ $*$ $*$ V μ Bactance $+25^{\circ}C$ $\pm 25^{\circ}C$ $\pm 25^{\circ}C$ ± 10 ± 10 ± 11 $\pm 1/2$ \pm
Bipolar $\pm 5, \pm 10$ V vedance: 0 to +10V, $\pm 5V$ 15 21 * * * kΩ $\pm 10V, 0V$ to $\pm 20V$ 60 84 * * * kΩ iTTAL (CE, CS, R/C, A ₀ , 12/8) 60 84 * * * KΩ itages: Logic 1 +2.0 +5.5 * * * V Logic 0 -0.5 +0.8 * * V pacitance 5 0.1 +5 * * PF ANSFER CHARACTERISTICS -5 0.1 +5 * * PF ACCURACY -5 10 ±1 ±1/2 LSB LSB ipolar Offset Error (adjustable to zero) ±10 ±1 ±1/2 LSB LSB inpolar Offset Error (adjustable to zero) ±10 ±1 ±1/2 LSB Bits N to T _{MAX} (3) incarity Error 12 12 * % of FS Inpolar Of
bedance:0 to +10V, $\pm 5V$ $\pm 10V$, $0V$ to +20V15 6021 84***kQ kQiTTAL (CE, \overline{CS} , R/\overline{C} , A_0 , $12/\overline{B}$) tages: Logic 0+2.0 -0.5 +5.5 $+0.8$ ***V kLogic 0-0.5 -0.5 +0.8
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
tages: Logic 1 Logic 0 $+2.0$ -0.5 $+5.5$ $+0.8$ $*$ $*$ $*$
tages: Logic 1 Logic 0 $+2.0$ -0.5 $+5.5$ $+0.8$ $*$ $*$ $*$
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
bacitance 5 * pF ANSFER CHARACTERISTICS ACCURACY *25°C * 1 ±1/2 LSB inearity Error inipolar Offset Error (adjustable to zero) ±1 ±1/2 LSB * LSB ipolar Offset Error (adjustable to zero) ±10 ±10 ±4 LSB iol-Scale Calibration Error (1) ±10 ±10 ±4 LSB iol Missing Codes Resolution (Diff. Linearity) 12 12 * % of FS inicality Error ±10 ±1 ±1/2 LSB iull-Scale Calibration Error ±0.25 * % of FS iull-Scale Calibration Error ±1 ±1/2 LSB ull-Scale Calibration Error ±1 ±1/2 LSB inpolar Offset ±12 12 * % of FS biploar Offset ±1 ±1/2 LSB SB ull-Scale Calibration Error ±1 ±1/2 LSB ipolar Offset ±1 ±13 LSB ipolar Offset ±12 ±5 LSB
ANSFER CHARACTERISTICS ACCURACY +25°C inicearity Error inipolar Offset Error (adjustable to zero) ipolar Offset Error (adjustable to zero) ipolar Offset Error (adjustable to zero) ill-Scale Calibration Error (adjustable to zero) inicearity Error inipolar Offset inicearity Error inipolar Offset inicearity Error inipolar Offset ipolar Of
ACCURACY +25°C inearity Error ipolar Offset Error (adjustable to zero) ipolar Offset Error (adjustable to zero) ull-Scale Calibration Error (1) (adjustable to zero) to Missing Codes Resolution (Diff. Linearity) N to T_{MAX} (3) inearity Error ull-Scale Calibration Error (1) (adjustable to zero) to Missing Codes Resolution (Diff. Linearity) 1212 ± 1 ± 0.25 ± 0.25 $\pm 1/2$ ± 0.25 $\pm 1/2$ ± 0.25 ± 1 ull-Scale Calibration Error inearity Error ull-Scale Calibration Error hipolar Offset12 $\pm 1/2$ ± 0.47 $\pm 1/2$ ± 0.37 ± 4 ± 12 $\pm 1/2$ ± 5 LSB LSB
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
inearity Error ± 1 $\pm 1/2$ LSBInipolar Offset Error (adjustable to zero) ± 2 $*$ LSBipolar Offset Error (adjustable to zero) ± 10 ± 10 ± 4 LSBull-Scale Calibration Error (1) ± 0.25 $*$ $\%$ of FSio Missing Codes Resolution (Diff. Linearity)12 12 12 $*$ N to T _{MAX} (3) ± 1 ± 0.47 ± 1.33 $Bits$ ull-Scale Calibration Error ± 0.47 ± 0.37 $\%$ of FSinpolar Offset ± 4 ± 33 LSBipolar Offset ± 12 ± 5 LSB
Inipolar Offset Error (adjustable to zero)±2*LSBipolar Offset Error (adjustable to zero)±10±4LSBull-Scale Calibration Error (1)±0.25*% of FSio Missing Codes Resolution (Diff. Linearity)121212N to T _{MAX} (3)±1±1/2LSBull-Scale Calibration Error±0.47±0.37ull-Scale Calibration Error±4±3ull-Scale Calibration Error±4±3ull-Scale Calibration Error±4±3uploar Offset±4±5
ull-Scale Calibration Error (1) (adjustable to zero) ± 0.25 ± 0.25 $*$ % of FS Bitsto Missing Codes Resolution (Diff. Linearity) n to T _{MAX} (3) inearity Error121212 ± 1.2 ± 1 ± 1.2 ± 1.4 ± 1.2 LSB ± 0.47 ± 1.37 % of FS Bitsull-Scale Calibration Error inpolar Offset ± 4.4 ± 3.3 LSB ± 5
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
In Missing Codes Resolution (Diff. Linearity)121212BitsN to T_MAX (3)±1±1±1/2LSBull-Scale Calibration Error±0.47±0.37% of FSInipolar Offset±4±3LSBuplar Offset±12±5LSB
N to T _{MAX} (3) ±1 ±1/2 LSB ull-Scale Calibration Error ±0.47 ±0.37 % of FS hipolar Offset ±4 ±3 LSB ±02 Offset ±12 ±5 LSB
inearity Error ±1 ±1/2 LSB ull-Scale Calibration Error ±0.47 ±0.37 % of FS hipolar Offset ±4 ±3 LSB ±012 ±12 ±5 LSB
Inipolar Offset ±4 ±3 LSB ipolar Offset ±12 ±5 LSB
ipolar Offset ±12 ±5 LSB
lo Missing Codes Resolution 12 12 Bits
ACCURACY ⁽⁴⁾
Irious Free Dynamic Range 73 78 76 * dB
al Harmonic Distortion -77 -72 * -75 dB
nal-to-Noise Ratio 69 72 71 * dB
nal-to-(Noise + Distortion) Ratio 68 71 70 * dB
ermodulation Distortion -75 *
polar Offset ±1 * ppm/°C
polar Offset ± 2 π ppm/°C ± 2 $*$ $ppm/°C$
Scale Calibration ±12 * ppm ¹ C
WER SUPPLY SENSITIVITY
ange in Full-Scale Calibration ⁽⁶⁾
4.75V < V _{DD} < +5.25V ±1/2 * LSB
NVERSION TIME (Including Acquisition Time)
+ t _c at 25°C:
-Bit Cycle 16 18 * * μs 2-Bit Cycle 22 25 * * * μs
2-Bit Cycle 22 25 * * μs 2-Bit Cycle, Τ _{MIN} to Τ _{MAX} 22 25 * * μs
MPLING DYNAMICS
arture Delay, t _{AP}
<i>V</i> ith V _{EE} = +5V 20 * ns
/ith V _{EE} = 0V to -15V 4.0 * μs
erture Uncertainty (Jitter) /ith V _{FF} = +5V 300 * ps, rms
$V_{\text{EE}} = +5V \qquad \qquad$
TPUTS
SITAL (DB ₁₁ - DB ₀ , STATUS)
tput Codes: Unipolar Unipolar Unipolar
Bipolar Bipola
jic Levels: Logic 0 (I _{SINK} = 1.6mA) +0.4 V
Logic 1 (I _{SOURCE} = 500µA) +2.4 *
akage, Data Bits Only, High-Z State –5 0.1 +5 * * μΑ
pacitance 5 * pF



100Y.COM.T **SPECIFICATIONS** (CONT

ELECTRICAL

At $T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = +5V$, $V_{EE} = -15V$ to +5V, sampling frequency of 40kHz, and $f_{IN} = 10$ kHz, unless otherwise specified.

	A	OS574JE, JP	, JU 💎	A	ADS574KE, KP, KU			
PARAMETER	MIN	ТҮР	MAX	MIN	ТҮР	МАХ	UNITS	
INTERNAL REFERENCE VOLTAGE Voltage Source Current Available for External Loads	+2.4 0.5	+2.5	+2.6	* *	*	*	V mA	
POWER SUPPLY REQUIREMENTS Voltage: V_{EE} ⁽⁷⁾ V_{DD} Current: I_{EE} ⁽⁷⁾ ($V_{EE} = -15V$) I_{DD} Power Dissipation (T _{MIN} to T _{MAX}) ($V_{EE} = 0V$ to +5V)	-16.5 +4.5	-1 +13 65	V _{DD} +5.5 +20 100	*	*	* * *	V V mA mA	
TEMPERATURE RANGE Specification	0	V.CO	+70	*	WW.100X		°C	
Operating: Storage	-40 -65		+85 +150	* *	WW.Ioo	*	°C ℃	

* Same specification as ADS574JE, JP, JU.

NOTES: (1) With fixed 50 resistor from REF OUT to REF IN. This parameter is also adjustable to zero at +25°C. (2) FS in this specification table means Full Scale Range. That is, for a ±10V input range, FS means 20V; for a 0 to +10V range, FS means 10V. (3) Maximum error at T_{MIN} and T_{MAX}. (4) Based on using V_{EE} = +5V, which starts a conversion immediately upon a convert command. Using V_{EE} = 0V to -15V makes the ADS574/ADS774 emulate standard ADC574 operation. In this mode, the internal sample/hold acquires the input signal after receiving the convert command, and does not assume that the input level has been stable before the convert command arrives. (5) Using internal reference. (6) This is worst case change in accuracy from accuracy with a +5V supply. (7) V_{EE} is optional, and is only used to set the mode for the internal sample/hold. When $V_{EE} = -15V$, $I_{EE} = -1mA$ typ; when $V_{EE} = 0V$, $I_{EE} = \pm 5\mu A$ typ; when $V_{EE} = +5V$, $I_{EE} = +167\mu A$ typ.

ABSOLUTE MAXIMUM RATINGS

V _{EE} to Digital Common+V _{DD} to -16.5V
V _{DD} to Digital Common 0V to +7V
Analog Common to Digital Common ±1V
Control Inputs (CE, CS, A _o , 12/8, R/C)
to Digital Common0.5V to V _{DD} +0.5V
Analog Inputs (Ref In, Bipolar Offset, 10V _{IN})
to Analog Common±16.5V
20V _{IN} to Analog Common±24V
Ref Out Indefinite Short to Common,
Momentary Short to V _{DD}
Max Junction Temperature +165°C
Power Dissipation 1000mW
Lead Temperature (soldering, 10s) +300°C
Thermal Resistance, θ_{JA} : Plastic DIPs 100°C/W
SOIC 100°C/W

PACKAGE/ORDERING INFORMATION

ELECTROSTATIC 100 DISCHARGE SENSITIVITY

特力材料 886-3-5753170

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


NILLOOL CONTRACTOR NAME							
ACKAGE/ORI	DERING INFORMATIO	NOWTW					
PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	SINAD ⁽²⁾	TEMPERATURE RANGE	LINEARITY ERROR (LSB)		
ADS574JE	0.3" Plastic DIP	246	68	0°C to +70°C	±1		
ADS574KE	0.3" Plastic DIP	246	70	0°C to +70°C	±1/2		
ADS574JP	0.6" Plastic DIP	215	68	0°C to +70°C	±1		
ADS574KP	0.6" Plastic DIP	215	70	0°C to +70°C	±1/2		
ADS574JU	SOIC	217	68	0°C to +70°C	±1		
ADS574KU	SOIC	217	70	0°C to +70°C	±1/2		

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) SINAD is Signal-to-(Noise and Distortion) expressed in dB.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



CONNECTION DIAGRAM



力材料 886-3-5753170 勝 特 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


WWW.100Y.COM.TW




WWW.100Y.COM.TW

TYPICAL PERFORMANCE CURVES


At T_A = +25°C, V_{DD} = V_{EE} = +5V; Bipolar ±10V Input Range; sampling frequency of 40kHz; unless otherwise specified. All plots use 4096 point FFTs.







勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw








10

Frequency (kHz)

15

20





-120

0


5


THEORY OF OPERATION

In the ADS574, the advantages of advanced CMOS technology—high logic density, stable capacitors, precision analog switches—and Burr-Brown's state of the art laser trimming techniques are combined to produce a fast, low power analog-to-digital converter with internal sample/hold.

The charge-redistribution successive-approximation circuitry converts analog input voltages into digital words.

A simple example of a charge-redistribution A/D converter with only 3 bits is shown in Figure 1.





INPUT SCALING

Precision laser-trimmed scaling resistors at the input divide standard input ranges (0V to +10V, 0V to +20V, \pm 5V or \pm 10V) into levels compatible with the CMOS characteristics of the internal capacitor array.

SAMPLING

While sampling, the capacitor array switch for the MSB capacitor (S_1) is in position "S", so that the charge on the MSB capacitor is proportional to the voltage level of the analog input signal. The remaining array switches (S_2 and S_3) are set to position "G". Switch S_c is closed, setting the comparator input offset to zero.

CONVERSION

When a conversion command is received, switch S_1 is opened to trap a charge on the MSB capacitor proportional to the analog input level at the time of the sampling command, and switch S_c is opened to float the comparator input. The charge trapped in the capacitor array can now be moved between the three capacitors in the array by connecting switches S_1, S_2 , and S_3 to positions "R" (to connect to the reference) or "G" (to connect to GND), thus changing the voltage generated at the comparator input.

During the first approximation, the MSB capacitor is connected through switch S_1 to the reference, while switches S_2 and S_3 are connected to GND. Depending on whether the comparator output is HIGH or LOW, the logic will then latch S_1 in position "R" or "G". Similarly, the second

approximation is made by connecting S_2 to the reference and S_3 to GND, and latching S_2 according to the output of the comparator. After three successive approximation steps have been made the voltage level at the comparator will be within 1/2LSB of GND, and a digital word which represents the analog input can be determined from the positions of S_1 , S_2

and S₃.

OPERATION

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

BASIC OPERATION

Figure 2 shows the minimum circuit required to operate the ADS574 in a basic ±10V range in the Control Mode (discussed in detail in a later section.) The falling edge of a Convert Command (a pulse taking pin 5 LOW for a minimum of 25ns) both switches the ADS574 input to the hold state and initiates the conversion. Pin 28 (STATUS) will output a HIGH during the conversion, and falls only after the conversion is completed and the data has been latched on the data output pins (pins 16 to 27.) Thus, the falling edge of STATUS on pin 28 can be used to read the data from the conversion. Also, during conversion, the STATUS signal puts the data output pins in a High-Z state and inhibits the input lines. This means that pulses on pin 5 are ignored, so that new conversions cannot be initiated during the conversion, either as a result of spurious signals or to short-cycle the ADS574.

The ADS574 will begin acquiring a new sample as soon as the conversion is completed, even before the STATUS output falls, and will track the input signal until the next conversion is started. The ADS574 is designed to complete a conversion and accurately acquire a new signal in 25μ s max over the full operating temperature range, so that conversions can take place at a full 40kHz.

CONTROLLING THE ADS574

The Burr-Brown ADS574 can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the R/\overline{C} input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready—choosing either 12 bits all at once, or the 8 MSB bits followed by the 4 LSB bits in a left-justified format. The five control inputs ($12/\overline{8}$, \overline{CS} , A_0 , R/\overline{C} , and CE) are all TTL/CMOS-compatible. The functions of the control inputs are described in Table II. The control function truth table is shown in Table III.

STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to R/\overline{C} . In this mode \overline{CS} and A_0 are connected to digital common and CE and $12/\overline{8}$ are connected to +5V. The output data are presented as 12-bit words. The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.






FIGURE 2. Basic ±10V Operation.

Conversion is initiated by a HIGH-to-LOW transition of R/\overline{C} . The three-state data output buffers are enabled when R/\overline{C} is HIGH and STATUS is LOW. Thus, there are two possible modes of operation; data can be read with either a positive pulse on R/\overline{C} , or a negative pulse on STATUS. In either case the R/\overline{C} pulse must remain LOW for a minimum of 25ns.

Figure 3 illustrates timing with an R/\overline{C} pulse which goes LOW and returns HIGH during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of R/\overline{C} and are enabled for external access of the data after completion of the conversion.

Figure 4 illustrates the timing when a positive R/\overline{C} pulse is used. In this mode the output data from the previous conversion is enabled during the time R/\overline{C} is HIGH. A new conversion is started on the falling edge of R/\overline{C} , and the three-state outputs return to the high-impedance state until the next occurrence of a HIGH R/\overline{C} pulse. Timing specifications for stand-alone operation are listed in Table IV.

FULLY CONTROLLED OPERATION

Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the A_0 input, which is latched upon receipt of a conversion start transition (described below). If A_0 is latched HIGH, the conversion continues for 8 bits. The full 12-bit conversion will occur if A_0 is LOW. If all 12 bits are read following an 8-bit conversion, the 4LSBs (DB0-DB3) will be LOW (logic 0). A_0 is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

CONVERSION START

The converter initiates a conversion based on a transition occurring on any of three logic inputs (CE, \overline{CS} , and R/\overline{C}) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change state simultaneously, and the nominal delay time is the same regardless of which input actually starts the conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50ns prior to the transition of the critical input. Timing relationships for start of conversion timing are illustrated in Figure 5. The specifications for timing are contained in Table V.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if A_0 changes state after the beginning of conversion, any additional start conversion transition will latch the new state of A_0 , possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.



ADS574

Binary (BIN) Output	WWW.1001.COM.IT		nput Voltage Ran	ge and LSB Values	
Analog Input Voltage Range	Defined As:	±10V	+5V	0V to +10V	0V to +20
One Least Significant Bit (LSB)	<u>FSR</u> 2 ⁿ n = 8 n = 12	20V 2 ⁿ 78.13mV 4.88mV	10V 2 ⁿ 39.06mV 2.44mV	10V 2 ⁿ 39.06mV 2.44mV	20V 2 ⁿ 78.13m 4.88m
Output Transition Values FFE_{H} to FFF_{H} $7FFF_{H}$ to 800_{H} 000_{H} to 001_{H}	+ Full-Scale Calibration Midscale Calibration (Bipolar Offset) Zero Calibration (– Full-Scale Calibration)	+10V – 3/2LSB 0 – 1/2LSB –10V + 1/2LSB	+5V – 3/2LSB 0 – 1/2LSB –5V + 1/2LSB	+10V – 3/2LSB +5V – 1/2LSB 0 to +1/2LSB	+10V - 3/2 ±10V - 1/2 0 to +1/2l

DESIGNATION	DEFINITION	FUNCTION
CE (Pin 6)	Chip Enable (active high)	Must be HIGH ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
CS (Pin 3)	Chip Select (active low)	Must be LOW ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
R/C (Pin 5)	Read/Convert ("1" = read) ("0" = convert)	Must be LOW ("0") to initiate either 8- or 12-bit conversions. 1-0 edge may be used to initiate a conversion Must be HIGH ("1") to read output data. 0-1 edge may be used to initiate a read operation.
A _o (Pin 4)	Byte Address Short Cycle	In the start-convert mode, A_O selects 8-bit (A_O = "1") or 12-bit (A_O = "0") conversion mode. When reading output data in two 8-bit bytes, A_O = "0" accesses 8 MSBs (high byte) and A_O = "1" accesses 4 LSBs and trailing "0s" (low byte).
12/8 (Pin 2)	Data Mode Select ("1" = 12 bits) ("0" = 8 bits)	When reading output data, $12/\overline{8}$ = "1" enables all 12 output bits simultaneously. $12/\overline{8}$ = "0" will enable the MSBs or LSBs as determined by the A _O line.

TABLE II. Control Line Functions.

CE	ĊŚ	R/C	12/8	Ao	OPERATION
0	X	X	X	x	None
Х	1	X	X	XCO	None
\uparrow	0	0	X	0	Initiate 12-bit conversion
\uparrow	0	0 0	X	17 CU	Initiate 8-bit conversion
1	V +	0	x	0	Initiate 12-bit conversion
1	¥	0	X	1 - C	Initiate 8-bit conversion
1	0	↓ · · · ·	x	0	Initiate 12-bit conversion
1	0	\checkmark	X	1 - 1	Initiate 8-bit conversion
1	0	1 1		X	Enable 12-bit output
1	0	10	0	0	Enable 8 MSBs only
1	0	. 1	0	1.00	Enable 4 LSBs plus 4
					trailing zeroes

TABLE III. Control Input Truth Table.

READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: R/\overline{C} HIGH, STATUS LOW, CE HIGH, and \overline{CS} LOW. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs 12/ $\bar{8}$ and A₀. See Figure 6 and Table V for timing relationships and specifications.

In most applications the 12/8 input will be hard-wired in either the high or low condition, although it is fully TTL and CMOS-compatible and may be actively driven if desired. When 12/8 is HIGH, all 12 output lines (DB0-DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the A_0 state is ignored when reading the data.

When $12/\overline{8}$ is LOW, the data is presented in the form of two 8-bit bytes, with selection of the byte of interest accomplished by the state of A_0 during the read cycle. When A_0 is LOW, the byte addressed contains the 8MSBs. When A_0 is HIGH, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified formats of the two 8-bit bytes are shown in Figure 7. Connection of the ADS574 to an 8-bit bus for transfer of the data is illustrated in Figure 8. The design of the ADS574 guarantees that the A_0 input may be toggled at any time with no damage to the converter; the outputs which are tied together in Figure 8 cannot be enabled at the same time. The A₀ input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.












FIGURE 3. R/C Pulse Low—Outputs Enabled After Conversion.





S/H CONTROL MODE AND ADC574 EMULATION MODE

The basic difference between these two modes is the assumptions about the state of the input signal both before and during the conversion. The differences are shown in Figure 9 and Table VI. In the Control Mode it is assumed that during the required 4µs acquisition time the signal is not slewing faster than the slew rate of the ADS574. No assumption is made about the input level after the convert command arrives, since the input signal is sampled and conversion begins immediately after the convert command.

This means that a convert command can also be used to switch an input multiplexer or change gains on a programmable gain amplifier, allowing the input signal to settle before the next acquisition at the end of the conversion. Because aperture jitter is minimized by the internal sample/ hold circuit, a high input frequency can be converted without an external sample/hold.

In the Emulation Mode, no assumption is made about the input signal prior to the convert command. A delay time is introduced between the convert command and the start of conversion to allow the ADS574 enough time to acquire the input signal before converting. The delay increases the effective aperture time from 0.02µs to 4µs, but allows the ADS574 to replace the ADC574 in any circuit. Any slewing of the analog input prior to the convert command in existing


SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
t _{HRL}	Low R/C Pulse Width	25		10	ns
t _{DS}	STS Delay from R/C	N.COM		200	ns
t _{HDR}	Data Valid After R/C Low	25		I I I I I	ns
t _{HRH}	High R/C Pulse Width	100		A NIN Y	ns
t _{DDR}	Data Access Time	1001.		150	ns


]	TABLE IV.	Stand-Alon	e Mode Timin	ig. $(T_A = T_{MIN})$	to T _{MAX}).	N.1007

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Convert Mode	V. LON COMPT	N.V.	Wn NO	W	100
t _{DSC}	STS delay from CE	1001	60	200	ns
t _{HEC}	CE Pulse width	50	30	200	ns
t _{ssc}	CS to CE setup	50	20		ns
t _{HSC}	CS low during CE high	50	20	N N	ns
t _{SRC}	R/\overline{C} to CE setup	50	0		ns
t _{HRC}	R/C low during CE high	50	20	W	ns
t _{SAC}	A _O to CE setup	0	M.		ns
t _{HAC}	A _O valid during CE high	50	20	WT	ns
Read Mode	TWW.100 Y COM.	WWW.	N.CON		
t _{DD}	Access time from CE		75	150	ns
t _{HD}	Data valid after CE low	25	35		ns
t _{HL}	Output float delay		100	150	ns
t _{SSR}	CS to CE setup	50	0		ns
t _{SRR}	R/\overline{C} to CE setup	0			ns
t _{SAR}	A _O to CE setup	50	25		ns
t _{HSR}	CS valid after CE low	0			ns
t _{HRR}	R/\overline{C} high after CE low	0			ns
t _{HAR}	A _O valid after CE low	50			ns
t _{HS}	STC delay after data valid	300	400	1000	

TABLE V. Timing Specifications, Fully Controlled Operation. ($T_A = T_{MIN}$ to T_{MAX}).







WW.100Y.COM

FIGURE 5. Conversion Cycle Timing.

FIGURE 6. Read Cycle Timing.

				Word 1								Word	12			
Processor	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Converter	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	0	0	0	0

FIGURE 7. 12-Bit Data Format for 8-Bit Systems.




FIGURE 8. Connection to an 8-Bit Bus.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



systems (due to multiplexers, sample/holds, etc. in front of the converter) does not affect the accuracy of the ADS574 conversion in the Emulation Mode.

In both modes, as soon as the conversion is completed the internal sample/hold circuit immediately begins slewing to track the input signal.

Basically, the Control Mode is provided to allow full use of the internal sample/hold, eliminating the need for an external sample/hold in most applications. As compared with systems using separate sample/hold and A/D, the ADS574 in the Control Mode also eliminates the need for one of the control signals, usually the convert command. The command that puts the internal sample/hold in the hold state also initiates a conversion, reducing timing constraints in many systems.

The Emulation Mode allows the ADS574 to be dropped into almost all existing ADC574 sockets without changes to any other existing system hardware or software. The input to the ADS574 in the Emulation Mode does not need to be stable before a convert command is received, so that multiplexers, programmable gain amplifiers, etc., can be slewing quickly any time before a convert command is given as long as the analog input to the ADS574 is stable after the convert command is received, as it needs to be in existing ADC574 systems for accurate operation. In fact, even in the Emulation Mode, system throughput can be speeded up, since the input to the ADS574 can start slewing before the end of a conversion (after the acquisition time), which is not possible

with existing ADC574s. 勝特


INSTALLATION LAYOUT PRECAUTIONS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Analog (pin 9) and digital (pin 15) commons are not connected together internally in the ADS574, but should be connected together as close to the unit as possible and to an analog common ground plane beneath the converter on the component side of the board. In addition, a wide conductor pattern should run directly from pin 9 to the analog supply common, and a separate wide conductor pattern from pin 15 to the digital supply common.

If the single-point system common cannot be established directly at the converter, pin 9 and pin 15 should still be connected together at the converter. A single wide conductor pattern then connects these two pins to the system common. In either case, the common return of the analog input signal should be referenced to pin 9 of the ADC. This prevents any voltage drops that might occur in the power supply common returns from appearing in series with the input signal.

	W.1002.COM.L	1.	S/H CONTROL MODE (Pin 11 Connected to +5V)			ADC574 EMULATION MODE (Pin 11 Connected to 0V to -15V)		
SYMBOL	PARAMETER	MIN	TYP	MAX	MIN	ТҮР 🔨	MAX	UNITS
t _{AQ} + t _C	Throughput Time:	-	.W.		DMr.		T.WW.F	
	12-bit Conversions		22	25	T	22	25	μs
	8-bit Conversions		16	18	ON	16	18	μs
t _c	Conversion Time:		ANN.	-1001.	TIC	14	N T	1001.
C	12-bit Conversions	-1	18	1.10-	CONT	18	N N	μs
	8-bit Conversions		12	1001		12		μs
t _{AQ}	Acquisition Time		4	1.10	- CON-	4		μs
t _{AP}	Aperture Delay	N7	20	001	1.	4000		ns
ť	Aperture Uncertainty		0.3	N.L.	LI CON	30		ns






FIGURE 9. Signal Acquisition and Conversion Timing.






FIGURE 10. Unipolar Configuration.




FIGURE 11. Bipolar Configuration.

If the 10V analog input range is used (either bipolar or unipolar), the 20V range input (pin 14) should be shielded with ground plane to reduce noise pickup.

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.

If external full scale and offset potentiometers are used, the potentiometers and associated resistors should be as close as possible to the ADS574.

POWER SUPPLY DECOUPLING

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

On the ADS574, +5V (to Pin 1) is the only power supply required for correct operation. Pin 7 is not connected internally, so there is no problem in existing ADC574 sockets where this is connected to +15V. Pin 11 (V_{EE}) is only used as a logic input to select modes of control over the sampling function as described above. When used in an existing ADC574 socket, the -15V on pin 11 selects the ADC574 Emulation Mode. Since pin 11 is used as a logic input, it is immune to typical supply variations.

The +5V supply should be bypassed with a 10µF tantalum capacitor located close to the converter to promote noise-free operations, as shown in Figure 2. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

RANGE CONNECTIONS

The ADS574 offers four standard input ranges: 0V to +10V, 0V to +20V, \pm 5V, or \pm 10V. Figures 10 and 11 show the necessary connections for each of these ranges, along with the optional gain and offset trim circuits. If a 10V input range is required, the analog input signal should be connected to pin 13 of the converter. A signal requiring a 20V range is connected to pin 14. In either case the other pin of the two is left unconnected. Pin 12 (Bipolar Offset) is connected either to Pin 9 (Analog Common) for unipolar operation, or to Pin 8 (2.5V Ref Out), or the external reference, for bipolar operation. Full-scale and offset adjustments are described below.

The input impedance of the ADS574 is typically $84k\Omega$ in the 20V ranges and $21k\Omega$ in the 10V ranges. This is significantly higher than that of traditional ADC574 architectures, reducing the load on the input source in most applications.

INPUT STRUCTURE

Figure 12 shows the resistor divider input structure of the ADS574. Since the input is driving a capacitor in the CDAC during acquisition, the input is looking into a high imped-




FIGURE 12. ADS574 Input Structure.



ance node as compared with traditional ADC574 architectures, where the resistor divider network looks into a comparator input node at virtual ground.

To understand how this circuit works, it is necessary to know that the input range on the internal sampling capacitor is from 0V to +3.33V, and the analog input to the ADS574 must be converted to this range. Unipolar 20V range can be used as an example of how the divider network functions. In 20V operation, the analog input goes into pin 14. Pin 13 is left unconnected and pin 12 is connected to analog common pin 9. From Figure 12, it is clear that the input to the capacitor array will be the analog input voltage on pin 14 divided by the resistor network ($68k\Omega + 68k\Omega \parallel 17k\Omega$). A 20V input at pin 14 is divided to 3.33V at the capacitor array, while a 0V input at pin 14 gives 0V at the capacitor array.

The main effect of the $10k\Omega$ internal resistor on pin 12 is to provide offset adjust response the same as that of traditional ADC574 architectures without needing to change the external trimpot values.

SINGLE SUPPLY OPERATION

The ADS574 is designed to operate from a single +5V supply, and handle all of the unipolar and bipolar input ranges, in either the Control Mode or the Emulation Mode as described above. Pin 7 is not connected internally. This is where +12V or +15V is supplied on traditional ADC574s. Pin 11, the -12V or -15V supply input on traditional ADC574s, is used only as a logic input on the ADS574. There is a resistor divider internally on pin 11 to reduce that input to a correct logic level within the ADS574, and this resistor will add 10mW to 15mW to the power consumption of the ADS574 when -15V is supplied to pin 11. To minimize power consumption in a system, pin 11 can be simply grounded (for Emulation Mode) or tied to +5V (for Control Mode.)

There are no other modifications required for the ADS574 to function with a single +5V supply.

CALIBRATION

OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADS574 as shown in Figures 10 and 11 for unipolar and bipolar operation.

CALIBRATION PROCEDURE— UNIPOLAR RANGES

If external adjustments of full-scale and offset are not required, replace R_2 in Figure 10 with a 50 Ω , 1% metal film resistor, omitting the other adjustment components. Connect pin 12 to pin 9.

If adjustment is required, connect the converter as shown in Figure 10. Sweep the input through the end-point transition voltage (0V + 1/2LSB; +1.22mV for the 10V range, +2.44mV for the 20V range) that causes the output code to be DB0 ON (HIGH). Adjust potentiometer R_1 until DB0 is alternately toggling ON and OFF with all other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale minus 3/2LSB, the value which should cause all bits to be ON. This value is +9.9963V for the 10V range and +19.9927V for the 20V range. Adjust potentiometer R_2 until bits DB1-DB11 are ON and DB0 is toggling ON and OFF.

CALIBRATION PROCEDURE—BIPOLAR RANGES

If external adjustments of full-scale and bipolar offset are not required, replace the potentiometers in Figure 11 by 50Ω , 1% metal film resistors.

If adjustments are required, connect the converter as shown in Figure 11. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is 1/2LSB above the minus full-scale value (-4.9988V for the $\pm 5V$ range, -9.9976V for the $\pm 10V$ range). Adjust R₁ for DB0 to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is 3/2LSBbelow the nominal plus full-scale value (+4.9963V for $\pm 5V$ range, +9.9927V for $\pm 10V$ range) and adjust R₂ for DB0 to toggle ON and OFF with all other bits ON.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

