勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw





ADS7805

DEMO BOARD AVAILABLE See Appendix A

16-Bit 10μs Sampling CMOS ANALOG-to-DIGITAL CONVERTER

FEATURES

- 100kHz min SAMPLING RATE
- STANDARD ±10V INPUT RANGE
- 86dB min SINAD WITH 20kHz INPUT
- ±3.0 LSB max INL
- DNL: 16-bits "No Missing Codes"
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 12-BIT ADS7804
- USES INTERNAL OR EXTERNAL REFERENCE
- FULL PARALLEL DATA OUTPUT
- 100mW max POWER DISSIPATION
- 28-PIN 0.3" PLASTIC DIP AND SOIC


DESCRIPTION

The ADS7805 is a complete 16-bit sampling A/D using state-of-the-art CMOS structures. It contains a complete 16-bit, capacitor-based, SAR A/D with S/H, reference, clock, interface for microprocessor use, and three-state output drivers.

The ADS7805 is specified at a 100kHz sampling rate, and guaranteed over the full temperature range. Laser-trimmed scaling resistors provide an industry-standard ± 10 V input range, while the innovative design allows operation from a single +5V supply, with power dissipation under 100mW.

The 28-pin ADS7805 is available in a plastic 0.3" DIP and in an SOIC, both fully specified for operation over the industrial -25°C to +85°C range.

Printed in U.S.A. August, 1996



SPECIFICATIONS

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

勝 特 力 材 料 886-3-5753170

Http://www. 100y. com. tw

ELECTRICAL

 $T_{A} = -25^{\circ}C \text{ to } +85^{\circ}C, \, f_{S} = 100 \text{kHz}, \, V_{DIG} = V_{ANA} = +5V, \, using \, internal \, reference, \, unless \, otherwise \, specified.$

| | WWW. CO | | ADS7805P | , U | AI | DS7805PB, | UB | _ |
|--|--|----------------|-----------------------|--|----------------|-------------------|---------------------------|---|
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| ESOLUTION | MM. 1007.C. | TIME | N | 16 | -x1 10 | 01.0 | * | Bits |
| ANALOG INPUT Voltage Ranges mpedance Capacitance | M.M.W. 100X | COM. | ±10V 23 35 | N | MM. | * * | OM.T | V kΩ pF |
| HROUGHPUT SPEED Conversion Cycle Throughput Rate | Acquire and Convert | 100 | I.TW | 10 | * | 1007 | *** | μs kHz |
| DC ACCURACY Integral Linearity Error No Missing Codes Fransition Noise ⁽²⁾ Full Scale Error ^(3,4) Full Scale Error Drift Full Scale Error Drift Full Scale Error Drift Bipolar Zero Error Drift Power Supply Sensitivity $(V_{DIG} = V_{ANA} = V_{D})$ | Ext. 2.5000V Ref Ext. 2.5000V Ref +4.75V < V _D < +5.25V | 15 | 1.3 ±7 ±2 ±2 | ±4 ±0.5 ±0.5 ±10 ±8 | 16 | * ±5 * * | ±3 ±0.25 ±0.25 * | LSB ⁽¹⁾ Bits LSB % ppm/°C % ppm/°C mV ppm/°C LSB |
| AC ACCURACY Spurious-Free Dynamic Range otal Harmonic Distortion Signal-to-(Noise+Distortion) Signal-to-Noise full-Power Bandwidth ⁽⁶⁾ | $\begin{split} f_{\text{IN}} &= 20\text{kHz} \\ f_{\text{IN}} &= 20\text{kHz} \\ f_{\text{IN}} &= 20\text{kHz} \\ -60\text{dB Input} \\ f_{\text{IN}} &= 20\text{kHz} \end{split}$ | 90 83 83 | 30 250 | -90 | 94 86 86 | 32 | -94 | dB ⁽⁵⁾ dB dB dB dB kHz |
| AMPLING DYNAMICS Aperture Delay Transient Response Overvoltage Recovery ⁽⁷⁾ | FS Step | WW | 40 150 | 2 | W.T.N. | * | * | ns µs ns |
| REFERENCE Internal Reference Voltage Internal Reference Source Current (Must use external buffer.) Internal Reference Drift External Reference Voltage Range for Specified Linearity External Reference Current Drain | Ext. 2.5000V Ref | 2.48 | 2.5 1 8 2.5 | 2.52 2.7 100 | * | * * * | * * | V μA ppm/°C V μA |
| DIGITAL INPUTS Logic Levels VIL VIH IIL IIH | *WW.100X.COW.T. | -0.3 +2.0 | W | +0.8 V _D +0.3V ±10 ±10 | * * | M.TV ON.T | * * * | V V μΑ μΑ |
| DIGITAL OUTPUTS Data Format | MMM.100X.COM | WT | | Parallel Binary Two's | | nt N | TW | |
| Data Coding V _{OL} V _{OH} Leakage Current Output Capacitance | I _{SINK} = 1.6mA I _{SOURCE} = 500μA High-Z State, V _{OUT} = 0V to V _{DIG} High-Z State | +4 | l N | +0.4 ±5 | * | A'COJ | * * 15 | V V μA |
| DIGITAL TIMING Bus Access Time Bus Relinquish Time | WWW.100X. | co_{M} . | M | 83 83 | | | * | ns ns |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



SPECIFICATIONS (CONT)

ELECTRICAL

 $T_A = -25^{\circ}\text{C}$ to +85°C, $f_S = 100\text{kHz}$, $V_{DIG} = V_{ANA} = +5V$, using internal reference, unless otherwise specified.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

| | M.In. COM. | ADS7805P, U | | | ADS7805PB, UB | | | |
|--------------------------------------|----------------------------|-------------|-------|-------|---------------|-----------|-------|-------|
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| POWER SUPPLIES | TW TOOK T | | 4/1/4 | - 10 | 01.0 | MIN | | |
| Specified Performance | LAW TOO COMP. | | | 1111 | -7 CC | Mr. | ss.T | |
| V_{DIG} | Must be ≤ V _{ANA} | +4.75 | +5 | +5.25 | * | * | * | V |
| V_{ANA} | I TAN JAN COMP | +4.75 | +5 | +5.25 | * | * | * | V |
| I _{DIG} | | TW. | 0.3 | | OUX. | * | | mA |
| I _{ANA} | 1 100 CON | 1. | 16 | | Too | * | | mA |
| Power Dissipation | $f_S = 100kHz$ | W | | 100 | 100X | - 1 | * | mW |
| TEMPERATURE RANGE | M. Inc. | 11. | | -TXIV | | CO_{2a} | -11 | |
| Specified Performance | MM. TOUT | -25 | | +85 | * | | * | °C |
| Derated Performance | 1 | -55 | | +125 | * | -1 COD | * | °C |
| Storage | M.M. OUX.C. | -65 | | +150 | * | 7. | * | °C |
| Thermal Resistance (θ_{JA}) | TW. Too | OM: | | -75 | 111.70 | -7 CO | Zir. | ī |
| Plastic DIP | MM, OUT | | 75 | | - 10 | * | 777 | °C/W |
| SOIC | 100 | TOM. | 75 | | W.W. | * | Diar. | °C/W |

NOTES: (1) LSB means Least Significant Bit. For the 16-bit, ±10V input ADS7805, one LSB is 305μV. (2) Typical rms noise at worst case transitions and temperatures. (3) As measured with fixed resistors shown in Figure 4. Adjustable to zero with external potentiometer. (4) Full scale error is the worst case of –Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. (5) All specifications in dB are referred to a full-scale ±10V input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise + Distortion) degrades to 60dB, or 10 bits of accuracy. (7) Recovers to specified performance after 2 x FS input overvoltage.

ABSOLUTE MAXIMUM RATINGS

| Analog Inputs: V _{IN} | +25V |
|--------------------------------------|--|
| | +V _{ANA} +0.3V to AGND2 –0.3V |
| | Indefinite Short to AGND2, |
| | Momentary Short to V _{ANA} |
| Ground Voltage Differences: DGND | , AGND1, AGND2±0.3V |
| V _{ANA} | 7V |
| V _{DIG} to V _{ANA} | +0.3V |
| | 7V |
| Digital Inputs | |
| Maximum Junction Temperature | +165°C |
| Internal Power Dissipation | 825mW |
| Lead Temperature (soldering, 10s). | +300°C |
| | |

PACKAGE INFORMATION

| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER ⁽¹⁾ |
|-----------|-------------|--|
| ADS7805P | Plastic DIP | 246 |
| ADS7805PB | Plastic DIP | 246 |
| ADS7805U | SOIC | 217 |
| ADS7805UB | SOIC | 217 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

ORDERING INFORMATION

| PRODUCT | MAXIMUM LINEARITY ERROR (LSB) | MINIMUM SIGNAL-TO- (NOISE + DISTORTION) RATIO (dB) | SPECIFICATION TEMPERATURE RANGE | PACKAGE |
|-----------|-------------------------------------|--|---------------------------------------|-------------|
| ADS7805P | ±4 | 83 | -25°C to +85°C | Plastic DIP |
| ADS7805PB | ±3 | 86 | -25°C to +85°C | Plastic DIP |
| ADS7805U | ±4 | 83 | -25°C to +85°C | SOIC |
| ADS7805UB | ±3 | 86 | -25°C to +85°C | SOIC |




| PIN# | NAME | DIGITAL I/O | Http://www. 100y. com. tw |
|------|------------------|----------------|---|
| 1 | V _{IN} | | Analog Input. See Figure 7. |
| 2 | AGND1 | | Analog Ground. Used internally as ground reference point. |
| 3 | REF | TA | Reference Input/Output. 2.2μF tantalum capacitor to ground. |
| 4 | CAP | WT | Reference Buffer Capacitor. 2.2μF tantalum capacitor to ground. |
| 5 | AGND2 | 1. | Analog Ground. |
| 6 | D15 (MSB) | 0 | Data Bit 15. Most Significant Bit (MSB) of conversion results. Hi-Z state when \overline{CS} is HIGH, or when R/\overline{C} is LOW. |
| 7 | D14 | 0 | Data Bit 14. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 8 | D13 | 0 | Data Bit 13. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 9 | D12 | 0 | Data Bit 12. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 10 | D11 | 0 | Data Bit 11. Hi-Z state when CS is HIGH, or when R/C is LOW. |
| 11 | D10 | 0 | Data Bit 10. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 12 | D9 | 0 | Data Bit 9. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 13 | D8 | 0 | Data Bit 8. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 14 | DGND | , dQ | Digital Ground. |
| 15 | D7 | 0 | Data Bit 7. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 16 | D6 | 0 | Data Bit 6. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 17 | D5 | 000 | Data Bit 5. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 18 | D4 | 0 | Data Bit 4. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 19 | D3 | 0 | Data Bit 3. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 20 | D2 | 0 | Data Bit 2. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 21 | D1 | 0 | Data Bit 1. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW. |
| 22 | D0 (LSB) | 0 | Data Bit 0. Lease Significant Bit (LSB) of conversion results. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when $R/\overline{\text{C}}$ is LOW. |
| 23 | BYTE | 1100 | Selects 8 most significant bits (LOW) or 8 least significant bits (HIGH). |
| 24 | R/C | WY 1 | With $\overline{\text{CS}}$ LOW and $\overline{\text{BUSY}}$ HIGH, a Falling Edge on R/ $\overline{\text{C}}$ Initiates a New Conversion. With $\overline{\text{CS}}$ LOW, a rising edge on R/ $\overline{\text{C}}$ enables the parallel output. |
| 25 | cs | | Internally OR'd with R/C. If R/C LOW, a falling edge on CS initiates a new conversion. |
| 26 | BUSY | 0 | At the start of a conversion, BUSY goes LOW and stays LOW until the conversion is completed and the digital outputs have been updated. |
| 27 | V_{ANA} | WWW | Analog Supply Input. Nominally +5V. Decouple to ground with 0.1μF ceramic and 10μF tantalum capacitors. |
| 28 | V _{DIG} | 111 | Digital Supply Input. Nominally +5V. Connect directly to pin 27. Must be ≤ V _{ANA} . |

WWW.100Y.COM.TW

TABLE I. Pin Assignments.

PIN CONFIGURATION








勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


TYPICAL PERFORMANCE CURVES


 $T_A = +25^{\circ}C$, $f_S = 100$ kHz, $V_{DIG} = V_{ANA} = +5V$, using internal reference and fixed resistors shown in Figure 6b, unless otherwise specified.

















TYPICAL PERFORMANCE CURVES (CONT)

 $T_A = +25^{\circ}C$, $f_S = 100$ kHz, $V_{DIG} = V_{ANA} = +5V$, using internal reference and fixed resistors shown in Figure 6b, unless otherwise specified.







BASIC OPERATION

Figure 1 shows a basic circuit to operate the ADS7805 with a full parallel data output. Taking R/\overline{C} (pin 24) LOW for a minimum of 40ns (7µs max) will initiate a conversion. \overline{BUSY} (pin 26) will go LOW and stay LOW until the conversion is completed and the output registers are updated. Data will be output in Binary Two's Complement with the MSB on pin 6. \overline{BUSY} going HIGH can be used to latch the data. All convert commands will be ignored while \overline{BUSY} is LOW.

The ADS7805 will begin tracking the input signal at the end of the conversion. Allowing 10µs between convert commands assures accurate acquisition of a new signal.

The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain will be corrected in software (refer to the **Calibration** section).

STARTING A CONVERSION

The combination of $\overline{\text{CS}}$ (pin 25) and R/ $\overline{\text{C}}$ (pin 24) LOW for a minimum of 40ns immediately puts the sample/hold of the ADS7805 in the hold state and starts conversion 'n'. $\overline{\text{BUSY}}$ (pin 26) will go LOW and stay LOW until conversion 'n' is completed and the internal output register has been updated. All new convert commands during $\overline{\text{BUSY}}$ LOW will be ignored. $\overline{\text{CS}}$ and/or R/ $\overline{\text{C}}$ must go HIGH before $\overline{\text{BUSY}}$ goes HIGH or a new conversion will be initiated without sufficient time to acquire a new signal.

The ADS7805 will begin tracking the input signal at the end of the conversion. Allowing 10µs between convert commands assures accurate acquisition of a new signal. Refer to

Table II for a summary of \overline{CS} , R/\overline{C} , and \overline{BUSY} states and Figures 3 through 5 for timing diagrams.

 $\overline{\text{CS}}$ and $R/\overline{\text{C}}$ are internally OR'd and level triggered. There is not a requirement which input goes LOW first when initiating a conversion. If, however, it is critical that $\overline{\text{CS}}$ or $R/\overline{\text{C}}$ initiates conversion 'n', be sure the less critical input is LOW at least 10ns prior to the initiating input.

To reduce the number of control pins, \overline{CS} can be tied LOW using R/\overline{C} to control the read and convert modes. This will have no effect when using the internal data clock in the serial output mode. However, the parallel output will become active whenever R/\overline{C} goes HIGH. Refer to the **Reading Data** section.

| CS | R/C | BUSY | OPERATION |
|-------|-----|---------|--|
| 1 | Х | Х | None. Databus is in Hi-Z state. |
| 1.1 | 0 | 1 - | Initiates conversion "n". Databus remains in Hi-Z state. |
| 0 | 1 | 1 | Initiates conversion "n". Databus enters Hi-Z state. |
| 0 | 1 | 1 | Conversion "n" completed. Valid data from conversion "n" on the databus. |
| COJ | 1.1 | 1 (N | Enables databus with valid data from conversion "n". |
| (.t)C | 1 | 0 | Enables databus with valid data from conversion "n-1"(1). Conversion n in progress. |
| 0.0 | 1 | 0 | Enables databus with valid data from conversion "n-1"(1). Conversion "n" in progress. |
| 07. | 0 | | New conversion initiated without acquisition of a new signal. Data will be invalid. \overline{CS} and/or R/\overline{C} must be HIGH when \overline{BUSY} goes HIGH. |
| X | XC | 0 | New convert commands ignored. Conversion "n" in progress. |

IOTE: (1) See Figures 3 and 4 for constraints on data valid from onversion "n-1".

Table II. Control Line Functions for "Read" and "Convert"




FIGURE 1. Basic Operation.



READING DATA

The ADS7805 outputs full or byte-reading parallel data in Binary Two's Complement data output format. The parallel output will be active when R/\overline{C} (pin 24) is HIGH and \overline{CS} (pin 25) is LOW. Any other combination of \overline{CS} and R/\overline{C} will tri-state the parallel output. Valid conversion data can be read in a full parallel, 16-bit word or two 8-bit bytes on pins 6-13 and pins 15-22. BYTE (pin 23) can be toggled to read both bytes within one conversion cycle. Refer to Table III for ideal output codes and Figure 2 for bit locations relative to the state of BYTE.

| 100 | T.M.T | DIGITAL OUTPUT BINARY TWO'S COMPLEMENT | | | | |
|--------------------------------|--------------|--|----------|--|--|--|
| DESCRIPTION | ANALOG INPUT | BINARY TWO'S CON | HEX CODE | | | |
| | - CU | BINART CODE | HEX CODE | | | |
| Full Scale Range | ±10V | In 1 | | | | |
| Least Significant Bit (LSB) | 305μV | I.TW | MMM. | | | |
| +Full Scale (10V – 1LSB) | 9.999695V | 0111 1111 1111 1111 | 7FFF | | | |
| Midscale | OV | 0000 0000 0000 0000 | 0000 | | | |
| One LSB below Midscale | –305μV | 1111 1111 1111 1111 | FFFF | | | |
| -Full Scale | -10V | 1000 0000 0000 0000 | 8000 | | | |

Table III. Ideal Input Voltages and Output Codes.

PARALLEL OUTPUT (After a Conversion)

After conversion 'n' is completed and the output registers have been updated, \overline{BUSY} (pin 26) will go HIGH. Valid data from conversion 'n' will be available on D15-D0 (pin 6-13 and 15-22). \overline{BUSY} going HIGH can be used to latch the data. Refer to Table IV and Figures 3 and 5 for timing specifications.

PARALLEL OUTPUT (During a Conversion)

After conversion 'n' has been initiated, valid data from conversion 'n-1' can be read and will be valid up to $7\mu s$ after the start of conversion 'n'. Do not attempt to read data from $7\mu s$ after the start of conversion 'n' until \overline{BUSY} (pin 26) goes HIGH; this may result in reading invalid data. Refer to Table IV and Figures 3 and 5 for timing specifications.

Note! For the best possible performance, data should not be read during a conversion. The switching noise of the asynchronous data transfer can cause digital feedthrough degrading the converter's performance.

The number of control lines can be reduced by tieing \overline{CS} LOW while using R/\overline{C} to initiate conversions and activate the output mode of the converter. See Figure 3.

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
|-----------------|--|-----|-----|---------|----------|
| t ₁ | Convert Pulse Width | 40 | Or. | 7000 | ns |
| t_2 | Data Valid Delay after R/C LOW | 4 | OOY | 8 | μs |
| t ₃ | BUSY Delay from R/C LOW BUSY LOW | 1.1 | 100 | 65 8 | ns μs |
| t ₅ | BUSY Delay after End of Conversion | | 220 | J.Y.C | ns |
| t ₆ | Aperture Delay | W. | 40 | NON | ns |
| t ₇ | Conversion Time | JW | 7.6 | 8 | μs |
| t ₈ | Acquisition Time | | TW | 2 | μs |
| t ₉ | Bus Relinquish Time | 10 | 35 | 83 | ns |
| t ₁₀ | BUSY Delay after Data Valid | 50 | 200 | 1.2 | ns |
| t ₁₁ | Previous <u>D</u> ata Valid after R/ C LOW | | 7.4 | W.1 | μs |
| $t_7 + t_6$ | Throughput Time | | 9 | 10 | μs |
| t ₁₂ | R/C to CS Setup Time | 10 | 77 | - 1 | ns |
| t ₁₃ | Time Between Conversions | 10 | W | M., | μs |
| t ₁₄ | Bus Access Time and BYTE Delay | 10 | | 83 | ns |

TABLE IV. Conversion Timing.




FIGURE 2. Bit Locations Relative to State of BYTE (pin 23).






FIGURE 3. Conversion Timing with Outputs Enabled after Conversion (CS Tied LOW.)




FIGURE 4. Using $\overline{\text{CS}}$ to Control Conversion and Read Timing.




FIGURE 5. Using $\overline{\text{CS}}$ and BYTE to Control Data Bus.

INPUT RANGES

The ADS7805 offers a standard ±10V input range. Figure 6 shows the necessary circuit connections for the ADS7805 with and without hardware trim. Offset and full scale error⁽¹⁾ specifications are tested and guaranteed with the fixed resistors shown in Figure 6b. Adjustments for offset and gain are described in the **Calibration** section of this data sheet.

The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain will be corrected in software (refer to the **Calibration** section).

The nominal input impedance of $23k\Omega$ results from the combination of the internal resistor network shown on the front page of the product data sheet and the external resistors. The input resistor divider network provides inherent overvoltage protection guaranteed to at lease $\pm 25V$. The 1% resistors used for the external circuitry do not compromise the accuracy or drift of the converter. They have little influence relative to the internal resistors, and tighter tolerances are not required.

NOTE: (1) Full scale error includes offset and gain errors measured at both +FS and -FS.

CALIBRATION

The ADS7805 can be trimmed in hardware or software. The offset should be trimmed before the gain since the offset directly affects the gain. To achieve optimum performance, several iterations may be required.

HARDWARE CALIBRATION

To calibrate the offset and gain of the ADS7805, install the proper resistors and potentiometers as shown in Figure 6a. The calibration range is $\pm 15 \text{mV}$ for the offset and $\pm 60 \text{mV}$ for the gain.

SOFTWARE CALIBRATION

To calibrate the offset and gain of the ADS7805 in software, no external resistors are required. See the **No Calibration** section for details on the effects of the external resistors. Refer to Table V for range of offset and gain errors with and without external resistors.

NO CALIBRATION

See Figure 6b for circuit connections. The external resistors shown in Figure 6b may not be necessary in some applications. These resistors provide compensation for an internal adjustment of the offset and gain which allows calibration with a single supply. The nominal transfer function of the ADS7805 will be bound by the shaded region seen in Figure 7 with a typical offset of –30mV and a typical gain error of –1.5%. Refer to Table V for range of offset and gain errors with and without external resistors.

| 10Y.C | WITH EXTERNAL RESISTORS | WITHOUT EXTERNAL RESISTORS | UNITS |
|---------------|----------------------------------|-------------------------------------|------------|
| BP0 | -10 < BPO < 10 -30 < BPO < 30 | -50 < BPO < -15 -150 < BPO < -45 | mV LSBs |
| Gain Error | -0.5 < error < 0.5 | -2 < error < -1 | % of FSR |

TABLE V. Offset and Gain Errors With and Without External Resistors.




FIGURE 6. Circuit Diagram With and Without External Resistors.






FIGURE 7. Full Scale Transfer Function.

REFERENCE

The ADS7805 can operate with its internal 2.5V reference or an external reference. By applying an external reference to pin 5, the internal reference can be bypassed. The reference voltage at REF is buffered internally with the output on CAP (pin 4).

The internal reference has an 8 ppm/ $^{\circ}$ C drift (typical) and accounts for approximately 20% of the full scale error (FSE = $\pm 0.5\%$ for low grade, $\pm 0.25\%$ for high grade).

REF

REF (pin 3) is an input for an external reference or the output for the internal 2.5V reference. A 2.2µF capacitor should be connected as close to the REF pin as possible. The capacitor and the output resistance of REF create a low pass filter to bandlimit noise on the reference. Using a smaller value capacitor will introduce more noise to the reference degrading the SNR and SINAD. The REF pin should not be used to drive external AC or DC loads.

The range for the external reference is 2.3V to 2.7V and determines the actual LSB size. Increasing the reference voltage will increase the full scale range and the LSB size of the converter which can improve the SNR.

CAP

CAP (pin 4) is the output of the internal reference buffer. A 2.2 μ F capacitor should be placed as close to the CAP pin as possible to provide optimum switching currents for the CDAC throughout the conversion cycle and compensation for the output of the internal buffer. Using a capacitor any smaller than 1μ F can cause the output buffer to oscillate and may not have sufficient charge for the CDAC. Capacitor values larger than 2.2μ F will have little affect on improving performance.

The output of the buffer is capable of driving up to 2mA of current to a DC load. DC loads requiring more than 2mA of current from the CAP pin will begin to degrade the linearity of the ADS7805. Using an external buffer will allow the internal reference to be used for larger DC loads and AC loads. Do not attempt to directly drive an AC load with the output voltage on CAP. This will cause performance degradation of the converter.



LAYOUT

POWER

For optimum performance, tie the analog and digital power pins to the same +5V power supply and tie the analog and digital grounds together. As noted in the electrical specifications, the ADS7805 uses 90% of its power for the analog circuitry. The ADS7805 should be considered as an analog component.

The +5V power for the A/D should be separate from the +5V used for the system's digital logic. Connecting V_{DIG} (pin 28) directly to a digital supply can reduce converter performance due to switching noise from the digital logic. For best performance, the +5V supply can be produced from whatever analog supply is used for the rest of the analog signal conditioning. If +12V or +15V supplies are present, a simple +5V regulator can be used. Although it is not suggested, if the digital supply must be used to power the converter, be sure to properly filter the supply. Either using a filtered digital supply or a regulated analog supply, both $V_{\rm DIG}$ and $V_{\rm ANA}$ should be tied to the same +5V source.

GROUNDING

Three ground pins are present on the ADS7805. DGND is the digital supply ground. AGND2 is the analog supply ground. AGND1 is the ground which all analog signals internal to the A/D are referenced. AGND1 is more susceptible to current induced voltage drops and must have the path of least resistance back to the power supply.

All the ground pins of the A/D should be tied to the analog ground plane, separated from the system's digital logic ground, to achieve optimum performance. Both analog and digital ground planes should be tied to the "system" ground as near to the power supplies as possible. This helps to prevent dynamic digital ground currents from modulating the analog ground through a common impedance to power ground.

SIGNAL CONDITIONING

The FET switches used for the sample hold on many CMOS A/D converters release a significant amount of charge injection which can cause the driving op amp to oscillate. The FET switch on the ADS7805, compared to the FET switches on other CMOS A/D converters, releases 5%-10% of the charge. There is also a resistive front end which attenuates any charge which is released. The end result is a minimal requirement for the anti-alias filter on the front end. Any op amp sufficient for the signal in an application will be sufficient to drive the ADS7805.

The resistive front end of the ADS7805 also provides a guaranteed ±25V overvoltage protection. In most cases, this eliminates the need for external input protection circuitry.

INTERMEDIATE LATCHES

The ADS7805 does have tri-state outputs for the parallel port, but intermediate latches should be used if the bus will be active during conversions. If the bus is not active during conversion, the tri-state outputs can be used to isolate the A/D from other peripherals on the same bus. Tri-state outputs can also be used when the A/D is the only peripheral on the data bus.

Intermediate latches are beneficial on any monolithic A/D converter. The ADS7805 has an internal LSB size of $38\mu V$. Transients from fast switching signals on the parallel port, even when the A/D is tri-stated, can be coupled through the substrate to the analog circuitry causing degradation of converter performance.

