勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





ADS7815

16-Bit 250kHz Sampling CMOS ANALOG-to-DIGITAL CONVERTER

FEATURES

- 250kHz SAMPLING RATE
- COMPLETE WITH S/H, REF, CLOCK, ETC.
- 96dB min SFDR WITH 100kHz INPUT
- 84dB min SINAD
- ±2.5V INPUT RANGE
- 28-LEAD SOIC

APPLICATIONS

- WIRELESS BASE STATIONS
- SPECTRUM ANALYSIS
- IMAGING SYSTEMS
- DATA ACQUISITION

DESCRIPTION

The ADS7815 is a complete 16-bit sampling analogto-digital (A/D) converter featuring excellent AC performance and a 250kHz throughput rate. The design includes a 16-bit capacitor-based SAR A/D converter with an inherent sample and hold (S/H), a precision reference, and an internal clock. Spuriousfree dynamic range with a 100kHz full-scale sinewave input is typically greater than 100dB. The ± 2.5 V input range allows development of precision systems using only ± 5 V supplies. The converter is available in a 28-lead SOIC package specified for operation over the industrial -25° C to $+85^{\circ}$ C temperature range.



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SPECIFICATIONS

At $T_A = -25^{\circ}C$ to +85°C, $f_S = 250$ kHz, +V_S = +5V, and -V_S = -5V, using internal reference, unless otherwise specified.

	NW 100Y.CO.	EN 1	ADS7815U	The	
ARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
ESOLUTION	WW.100 T. CON		WWW.10	16	Bits
NALOG INPUT oltage Range npedance apacitance	WWW.1001.CO	M.TW	±2.5V 100 30		V MΩ pF
HROUGHPUT SPEED onversion Cycle nroughput Rate	Acquire and Convert	250	MMM	4.0	μs kHz
C ACCURACY tegral Linearity Error o Missing Codes (ansition Noise ⁽²⁾) ull Scale Error ⁽³⁾ ull Scale Error Drift polar Zero Error polar Zero Error Drift power Supply Sensitivity	+V _S ±5%, -V _S ±5%	COL COM.TW X.COM.TW OY.COM.T	$ \begin{array}{c} \pm 4 \\ 15 \\ 0.8 \\ \pm 0.1 \\ \pm 7 \\ \pm 2 \\ \pm 2 \\ \pm 6 \end{array} $	W.100Y.C WW.100Y.C WW.100Y WWW.100Y	LSB ⁽¹⁾ Bits LSB % ppm/°C mV ppm/°C LSB
C ACCURACY burious-Free Dynamic Range tal Harmonic Distortion gnal-to-(Noise+Distortion) gnal-to-Noise sable Bandwidth ⁽⁵⁾ perture Delay	$\label{eq:fin} \begin{array}{l} f_{\text{IN}} = 100 \text{kHz} \\ f_{\text{IN}} = 100 \text{kHz} \\ f_{\text{IN}} = 100 \text{kHz} \\ -60 \text{dB} \ \text{Input} \\ f_{\text{IN}} = 100 \text{kHz} \end{array}$	96 84 84	100 -98 28 1 40	-96	dB ⁽⁴⁾ dB dB dB dB MHz ns
REFERENCE nternal Reference Voltage nternal Reference Source Current External Reference Voltage Range External Reference Current Drain	V _{REF} = +2.5V	2.45 2.3	2.5 1 2.5	2.55 2.7 100	ν μΑ ν μΑ
IGITAL INPUTS ogic Levels V _{IL} V _{IH} I _{IL} I _{IH}	N.COM.TW	-0.3 +2.8	N.COM.TV	+0.8 +V _S +0.3V ±10 ±10	ν ν μΑ μΑ
GITAL OUTPUTS ta Format ta Coding V _{OL} V _{OH} akage Current utput Capacitance	I _{SINK} = 1.6mA I _{SOURCE} = 200μA High-Z State, V _{OUT} = 0V to V _{DIG} High-Z State	Bin +4	Parallel 16 bits ary Two's Complemer	nt +0.4 ±5 15	V V μA pF
IGITAL TIMING us Access Time us Relinquish Time	WW.100Y.COM.TV	W W	WW.100Y.	83 83	ns ns
OWER SUPPLIES +Vs -Vs +Is -Is ower Dissipation	WWW.100Y.COM. WWW.100Y.COM. WWW.100Y.COM	+4.75 -5.25	+5 -5 +30 -10 200	+5.25 4.75 250	V V mA mA mW
MPERATURE RANGE becified Performance brage	WWW.100Y.CO	-25 -55	MMMM	+85 +125	°C ℃

NOTES: (1) LSB means Least Significant Bit. For the 16-bit, $\pm 2.5V$ input ADS7815, one LSB is 76µV. (2) Typical rms noise at worst case transitions and temperatures. (3) Full scale error is the worst case of –Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. (4) All specifications in dB are referred to a full-scale $\pm 2.5V$ input. (5) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise+Distortion) degrades to 60dB, or 10 bits of accuracy.



ABSOLUTE MAXIMUM RATINGS

Analog Inputs: VIN	
REF	GND -0.3V to +V _S +0.3V
CAP	Indefinite Short to GND
	Momentary Short to +V _S
+V _S	
-V _s	–7V
Digital Inputs	GND -0.3V to +V _S +0.3V
Maximum Junction Temperature	+165°C
Internal Power Dissipation	
Lead Temperature (soldering, 10s)	+300°C

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE	
ADS7815U	28-Pin SOIC	217	–25°C to +85°C	

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



NAME	DESCRIPTION
V _{IN}	Analog Input. Full-scale input range is ±2.5V.
GND	Ground.
REF	Reference Input/Output. Outputs internal reference of +2.5V nominal. Can also be driven by external system reference. In
	both cases, connect to ground with a 0.1µF ceramic capacitor in parallel with 2.2µF tantalum capacitor.
CAP	Reference compensation capacitor. Use a parallel combination of a 0.1µF ceramic capacitor and a 2.2µF tantalum capacitor.
GND	Ground.
D15 (MSB)	Data Bit 15. Most Significant Bit (MSB) of conversion results. Hi-Z state when CS is HIGH, when R/C is LOW or when a
	conversion is in progress.
D14	Data Bit 14. HI-2 state when CS is HIGH, when R/C is LOW or when a conversion is in progress.
D13	Data Bit 13. H-2 state when CS is HIGH, when R/C is LOW or when a conversion is in progress.
D12	Data Bit 12. Hi-2 state when CS is HIGH, when R/C is LOW or when a conversion is in progress.
D11	Data Bit 11. HI-2 state when CS is HIGH, when R/C is LOW or when a conversion is in progress.
D10	Data Bit 10. Hi-2 state when CS is HIGH, when R/C is LOW or when a conversion is in progress.
D9	Data Bit 9. HI-2 state when CS is HIGH, when R/C is LOW or when a conversion is in progress.
	Crewind
	Brownia.
DF	Data Bit 7. Hi-2 state when CS is HIGH, when NC is LOW or when a conversion is in progress.
D5	Data Bit 5, Hi-2 state when CS is HIGH, when NC is LOW or when a conversion is in progress.
DJ	Data Bit 3. Hi-2 state when CS is HIGH, when NC is LOW or when a conversion is in progress.
D4 D3	Data Bit 4. Hi-2 state when CS is HIGH, when NC is LOW or when a conversion is in progress.
D3	Data Dit 2, the state when CS is HIGH, when R/C is LOW or when a conversion is in progress.
D1	Data Bit 1 Hi-Z state when CS is HIGH when B/C is I OW or when a conversion is in progress.
D0 (LSB)	Data Bit 0. Least Significant Bit (LSB) of conversion results. Hi-Z state when \overline{CS} is HIGH, when R/\overline{C} is LOW or when a conversion is in progress.
-V _s	Negative supply input. Nominally –5V. Decouple to analog ground with 0.1µF ceramic and 10µF tantalum capacitors.
R/Ē	Read/convert input. With R/\overline{C} HIGH, \overline{CS} going LOW will enable the output data bits if a conversion is not in progress. With R/\overline{C} LOW, \overline{CS} going LOW will start a conversion if one is not already in progress.
CS	Chip select. With R/C LOW, CS going LOW will initiate a conversion if one is not already in progress. With R/C HIGH, CS going LOW will enable the output data bits if a conversion is not in progress.
BUSY	Busy output. Falls when a conversion is started, and remains LOW until the conversion is completed. With \overline{CS} LOW and R/C HIGH, output data will be valid when BUSY rises, so that the rising edge can be used to latch the data. \overline{CS} or R/C must
	De night within 2001s after BUSY rises of another conversion will start without time for signal acquisition.
+v _s	Positive supply input, Normitally +5V. Connect directly to pin 25.
+v _S	rostive supply input. Noninally +5V. Connect directly to pin 27. Decouple to ground with 0.1µr ceranic and 10µr tantalum canacitors
	V _{IN} GND REF CAP GND D15 (MSB) D14 D13 D12 D11 D10 D9 D8 GND D7 D6 D5 D4 D3 D2 D1 D0 (LSB) -V _S R/C CS BUSY +V _S +V _S

WWW.100Y.COM.TW

WWW.100Y.COM.

TABLE I. Pin Assignments.

PIN CONFIGURATION



特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.I

WWW.100Y.CO



BASIC OPERATION

Figure 1 shows the recommended circuit for operation of the ADS7815. A falling edge on the convert pulse signal places the sample and hold into the hold mode and initiates a conversion. When the conversion is complete, the pins D15 through D0 become active and the result of the conversion

is placed on these outputs. In the circuit shown in Figure 1, the rising edge of $\overline{\text{BUSY}}$ latches the result into the 74HC574s.

After the conversion is complete, the ADS7815 sample and hold returns to the sample mode and begins acquiring the input signal for the next conversion. Allowing 4μ s between falling edges of the convert pulse signal assures accurate acquisition of the analog input.



FIGURE 1. Basic Operation.

ADS7815



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TIMING

The timing shown in Figure 2 and Table II is the recommended method of operating the ADS7815. The falling edge of \overline{CS} initiates the conversion. During the conversion, the digital outputs are tri-stated and \overline{BUSY} is LOW. Near the end of the conversion, the digital outputs become active with the most recent conversion result. After a brief delay (see time t₁₁ in Figure 2 and Table II), \overline{BUSY} rises. The rising edge of \overline{BUSY} is used to latch the digital result in Figure 1.

R/C AND CS

The R/\overline{C} (read/convert) and \overline{CS} signals control the start of conversion and, when a conversion is not in progress, the status of the digital outputs D15 through D0. It is possible to start a conversion by taking \overline{CS} LOW and then taking R/\overline{C} LOW. However, this is not recommended and will result in a significant decrease in signal-to-noise ratio. This is due to

the digital outputs tri-stating while the sample and hold transitions to the hold mode. The change in digital outputs results in noise being coupled onto the hold capacitor.

If a conversion is not in progress or is just about to finish, the digital outputs will be active when R/\overline{C} is HIGH and \overline{CS} is LOW. This is shown in Figure 2 and Figure 3. It is possible to return \overline{CS} HIGH during the initial part of the conversion (as is done with R/\overline{C}) and prevent the digital outputs from becoming active. At a later time, the digital results could be read by taking \overline{CS} LOW. It is also possible to leave R/\overline{C} LOW, take \overline{CS} HIGH during the conversion, and read the results at a later time by taking R/\overline{C} HIGH and \overline{CS} LOW.

Following a conversion, if R/\overline{C} and \overline{CS} are both LOW 250ns after \overline{BUSY} rises, then a new conversion will be initiated without allowing the proper acquisition period for the sample and hold. R/\overline{C} must remain HIGH or \overline{CS} must be taken HIGH within 250ns of \overline{BUSY} rising.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t ₁	CS to R/C Delay)wr.		200	ns
t ₂	CS to BUSY Delay	M	40		ns
t ₃	Aperture Delay	O ^r	40		ns
t ₄	BUSY LOW	$c0^{N}$	3.3	κī.	μs
t ₅	R/\overline{C} LOW to \overline{CS} LOW	100	T.I		ns
t ₆	BUSY HIGH to CS HIGH	1.CU		250	ns
t ₇	Bus Access Time		10	83	ns
t ₈	Bus Relinquish Time	N.C.	Ma	83	ns
t ₉	Throughput Time	1	04	4	μs
t ₁₀	Conversion Time		3.3		μs
t ₁₁	Data Valid to BUSY HIGH	25	35	T	ns
t ₁₂	CS to R/C Setup Time	40	1 CO		ns

TABLE II. Conversion Timing.



FIGURE 3. Bus Timing



FIGURE 2. ADS7815 Timing.



 R/\overline{C} and \overline{CS} should remain static prior to that start of conversion and during the later part of a conversion. To start a conversion, R/\overline{C} should be taken LOW at least 100ns before \overline{CS} is taken LOW. R/\overline{C} and/or \overline{CS} should be taken HIGH during the early part of the conversion, preferably within 200ns of the start of the conversion. If these times are not observed, then there is risk that the transition of these digital signals may affect the conversion result.

The three NAND gates shown in Figure 1 can be used to generate R/\overline{C} and \overline{CS} signals from a single negative going pulse.

BUSY

BUSY goes LOW when a conversion is started and remains LOW throughout the conversion. Just prior to **BUSY** going HIGH, the digital outputs become active with the conversion result. Time t_{11} , shown in Figure 2, should provide adequate time for the ADS7815 to drive the digital outputs to a valid logic state before **BUSY** rises. As shown in Figure 1 and 2, the rising edge of **BUSY** can be used to latch the digital result into an external component.

DIGITAL OUTPUT

The ADS7815's digital output is in Binary Two's Complement (BTC) format. Table III shows the relationship between the digital output word and analog input voltage under ideal conditions.

MM.	11004.6	DIGITAL OUTPUT BINARY TWO'S COMPLEMENT				
WW	ANALOG					
DESCRIPTION	INPUT	BINARY CODE	HEX CODE			
Full Scale Range	±2.5V	MITH				
Least Significant Bit (LSB)	76µV	Y.CO.				
+Full Scale (2.5V – 1LSB)	2.499924V	0111 1111 1111 1111	7FFF			
Midscale	0V	0000 0000 0000 0000	0000			
One LSB below Midscale	-76μV	1111 1111 1111 1111	FFFF			
-Full Scale	-2.5V	1000 0000 0000 0000	8000			

Table III. Ideal Input Voltages and Output Codes.

REFERENCE

The ADS7815 can be operated with the internal 2.5V reference or an external reference. By applying an external reference to the REF pin, the internal reference is bypassed. The reference voltage at REF is buffered internally.

The voltage at the reference input sets the full-scale range of the converter. With the internal 2.5V reference, the input range is ± 2.5 V. Thus, the input range of the converter's analog input is simply $\pm V_{REF}$, where V_{REF} is the voltage at the reference input. Because of internal gain and offset error, the input range will not be exactly $\pm V_{REF}$. The full-scale error of the converter with an external reference will typically be 0.25% or less. The bipolar zero error will be similar

to that listed in the Specifications Table. The range for the external reference is 2.3V to 2.7V.

REF PIN

The REF pin itself should be bypassed with a 0.1μ F ceramic capacitor in parallel with a 2.2μ F tantalum capacitor. While both capacitors should be physically close to the ADS7815, it is very important that the ceramic capacitor be placed as close as possible.

The REF voltage should not be used to drive a large load or any load which is dynamic. A large load will reduce the reference voltage and the corresponding input range of the converter. A dynamic load will modulate the reference voltage and this modulation will be present in the converter's output data.

CAP PIN

The voltage on the CAP pin is the output of the reference buffer. This pin should be bypassed with a 0.1μ F ceramic capacitor in parallel with a 2.2μ F tantalum capacitor. While both capacitors should be physically close to the ADS7815, it is very important that the ceramic capacitor be placed as close as possible.

The CAP pin connects to the internal reference buffer and directly to the binary weighted capacitor array of the converter. Thus, the signal at the CAP pin has high-frequency glitches which occur at each bit decision. For this reason, the CAP voltage should not be used to provide a reference voltage for external circuitry.

LAYOUT

The layout of the ADS7815 and accompanying components will be critical for optimum performance. Use of an analog ground plane is essential. Use of +5V and -5V power planes is not critical as long as the supplies are well bypassed, and the traces connecting +5V and -5V to the power connector are not too long or too thin.

The two $+V_s$ power pins of the ADS7815 must be tied together. The voltage source for these pins should also power the input buffer and the 74HC00 shown in Figure 1. This supply should separate from the positive +5V supply for the system's digital logic

Three ground pins are present on the ADS7815: pin 2, pin 5, and pin 14. These should all be tied to the analog ground plane. The analog ground plane should extend underneath all analog signal conditioning components and up to the 74HC574s (or equivalent components) shown in Figure 1. The 74HC574s should not be located more than several inches from the ADS7815.

The ground for the 74HC574s should be connected to the digital ground. The analog ground plane should extend up to the 74HC574s but should be kept at least 1/4" (6mm) distant from the digital ground plane (if present). The analog and digital grounds planes should not overlap at any point.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



INTERMEDIATE LATCHES

The 74HC574s shown in Figure 1 isolate the ADS7815 from digital signals on a microprocessor, digital signal processor (DSP), or microcontroller bus. This is necessary because of the precision needed within the ADS7815. The weight of a single LSB in the ADS7815 is 76μ V, and the comparator must be able to resolve differences in voltage to this level. External digital signals which transition during the conversion can easily couple onto the substrate and produce voltages larger than this.

In place of the 74HC574s, it might be possible to use a FIFO or similar type of memory device. For the majority of systems, it will be difficult to go directly from the ADS7815 into a microcontroller or DSP even if the ADS7815 is not connected to shared bus. The reason for this is that during a conversion, the ADS7815 outputs are tri-stated. The only chance to read the outputs are during the acquisition period. And, this is not recommended if the data will be read just prior to the converter going into the hold mode.

SIGNAL CONDITIONING

The ADS7815 input essentially consists of a switch and a capacitor. In the acquisition or sample mode, the switch is closed and the input signal drives the capacitor directly. When a conversion is started, the switch is opened capturing the input signal at that moment. This voltage is held on the capacitor for the remainder of the conversion.

While this provides for a wide bandwidth sample and hold function and results in excellent AC performance, this architecture requires a high bandwidth, precision op amp to drive the analog input. The op amp and configuration shown in Figure 1 is highly recommended. The amplifier should be placed within 1 to 2 inches (25 to 50mm) of the ADS7815, and the layout guidelines in the OPA628 data sheet should be strictly followed.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

