勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





ADS7822

For most current data sheet and other product information, visit www.burr-brown.com

12-Bit High Speed 2.7V *micro*Power Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 75kHz SAMPLING RATE
- MICRO POWER:
 0.54mW at 75kHz
 0.06mW at 7.5kHz
- POWER DOWN: 3µA max
- MINI-DIP-8, SOIC-8, AND MSOP-8
- DIFFERENTIAL INPUT
- SERIAL INTERFACE

APPLICATIONS


- BATTERY OPERATED SYSTEMS
- REMOTE DATA ACQUISITION
- ISOLATED DATA ACQUISITION
- SIMULTANEOUS SAMPLING, MULTI-CHANNEL SYSTEMS

DESCRIPTION

The ADS7822 is a 12-bit sampling analog-to-digital converter (A/D) with guaranteed specifications over a 2.7V to 3.6V supply range. It requires very little power even when operating at the full 75kHz rate. At lower conversion rates, the high speed of the device enables it to spend most of its time in the power down mode—the power dissipation is less than 60µW at 7.5kHz.

The ADS7822 also features operation from 2.0V to 5V, a synchronous serial interface, and a differential input. The reference voltage can be set to any level within the range of 50mV to V_{CC} .

Ultra low power and small size make the ADS7822 ideal for battery operated systems. It is also a perfect fit for remote data acquisition modules, simultaneous multi-channel systems, and isolated data acquisition. The ADS7822 is available in a plastic mini-DIP-8, an SOIC-8, or an MSOP-8 package.



SPECIFICATIONS

At -40°C to $+85^{\circ}\text{C}$, $+\text{V}_{\text{CC}} = +2.7\text{V}$, $\text{V}_{\text{REF}} = +2.5\text{V}$, $\text{f}_{\text{SAMPLE}} = 75\text{kHz}$, $\text{f}_{\text{CLK}} = 16 \bullet \text{f}_{\text{SAMPLE}}$, unless otherwise specified.

		ADS7822			ADS7822B			ADS7822C			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ANALOG INPUT	W	10 .	Mo	1.		-311	1.700	- 00	Mir	T	
Full-Scale Input Span	+ln - (-ln)	0		V_{RFF}	*		* ^	*	- T	*	V
Absolute Input Range	+ln ´	-0.2		V _{CC} +0.2	*	- 1	*	*	111.	*	V
Man Con	-In	-0.2	Co	+1.0	*		*	*	1	*	V
Capacitance		100	25	1.0		*		JO -11	*		pF
Leakage Current	N WWW		±1	WTT		*	-11	001.	*	TW	μA
SYSTEM PERFORMANCE	-XI	N.L	ST CC	77.	ĸĪ.	×10	MAN.	-01	COM	TV.	
Resolution	M. M.		12	-217		*		100 >	*	1.7.	Bits
No Missing Codes	-1	11	-7 C	Divis	12			*	4 Co.	-	Bits
Integral Linearity Error	TW		±0.5	±2		±0.5	±1	st 100	±0.25	±0.75	LSB ⁽¹⁾
Differential Linearity Error			±0.5	±2		±0.5	±1	1.2	±0.25	±0.75	LSB
Offset Error	W W		±0.5	±3			*	-110	10.20	±1	LSB
	7. 7		Too	±3				M.r.	-7 (1 1 2 4	LSB
Gain Error	W. W.			±3			*	- 4	VO. X . C	±1	
Noise	VI: 7		33	000		*		X 1 1 . 1	*	40 M	μVrms
Power Supply Rejection	W		82	V.Co.		*		N 1	*		dB
SAMPLING DYNAMICS	DM. I		11.100	×1.00		N	1	WW	0.00	CO_{D}	011 0 1
Conversion Time			-110	12		4.	*		1000	*	Clk Cycles
Acquisition Time	OM	1.5	111.	-7 C	*	- XX		*	1	J.CU	Clk Cycles
Throughput Rate	TIN	1111	1	75	M	CAA	*	NN Y	x 100	*	kHz
DYNAMIC CHARACTERISTICS	COM.		M. M.	. No.		TW		WW	10	NY.U	V -
Total Harmonic Distortion	$V_{IN} = 2.5 Vp-p$ at 1kHz		-82	100 -		*		l '	*		dB
SINAD	$V_{IN} = 2.5 \text{Vp-p at 1kHz}$		71	-07		*			*		dB
Spurious Free Dynamic Range	V _{IN} = 2.5Vp-p at 1kHz		86	1.100°		*			*	00	dB
REFERENCE INPUT	Y.Co.		MAIN.	100		TI	N	1N	- 1	1007	
Voltage Range	- CONT.	0.05		V_{CC}	*	Mr.	*	*		*	(V)
Resistance	\overline{CS} = GND, f_{SAMPLE} = 0Hz		5	100		*	A.		*	1100	GΩ
	$\overline{CS} = V_{CC}$		5	TV. IV		*	-1		*	1.70	$G\Omega$
Current Drain	At Code 710h		8	40		*	*		*	*	μΑ
	f _{SAMPLE} = 7.5kHz		0.8	-TXV.1		*	30		*	W.To	μA
	$\frac{\overline{CS}}{\overline{CS}} = V_{CC}$		0.001	3		*	*		*	*	μΑ
DIGITAL INPUT/OUTPUT	COMP.	XX	-	UWW.	~ 01	COR	TV.		W	14	on V.
Logic Family	1001.		CMOS	1		*	M^{*}_{I}		*	-TXV	Tho.
Logic Levels:	M. T. COM.			LATINI		J CU		N	11	M. A.	NO N
V _{IH}	$I_{IH} = +5\mu A$	2.0		5.5	*	7.	*	*		*	V
V _{IL}	$I_{IL} = +5\mu A$	-0.3		0.8	*	- J C	*	*	-	*	V
V _{OH}	$I_{OH} = -250 \mu A$	2.1		M	*	01.	~1.1	*		1	VVV
V _{OL}	$I_{OL} = 250 \mu A$) . -	r	0.4	M. r.	- <7 C	*	-33		*	V
Data Format	10L = 250µ7	S	raight Bin			*	1	IN	*	111.	-x1 10
	TEN YOU		laight bin	ary		7	CO_{Mr}	TV	7	WY.	(N.)
POWER SUPPLY REQUIREMEN		0.7	4.4		v. 1	100 r.	- 1			1/-	V
V _{CC}	Specified Performance	2.7		3.6	*	~	(*)	*	1	*	
	See Notes 2 and 3	2.0	1.14	2.7	*	1100	*	*		*	V
	See Note 3	3.6	-11	5.25	*	N. P.	*	*	N	*	V
Quiescent Current	MAN, YOUX!		200	325		*	*	1.10	*	*	μΑ
	$f_{SAMPLE} = 7.5kHz^{(4,5)}$		20			*	21 C	Diar.	*		μΑ
	$f_{SAMPLE} = 7.5 \text{kHz}^{(5)}$		180			*	101.	. NA	*		μΑ
Power Down	CS = V _{CC}		12.	3		1111	*	Oh	W	*	μΑ
TEMPERATURE RANGE	100	00	Mir	-1		XIVI.	Ma .	CON			- 11
Specified Performance	-4 N N N N	-40	P. C.	+85	*		*	*	4.7	*	°C

^{*} Specifications same as ADS7822.

Notes: (1) LSB means Least Significant Bit. With V_{REF} equal to +2.5V, one LSB is 0.61mV. (2) The maximum clock rate of the ADS7822 is less than 1.2MHz in this power supply range. (3) See the Typical Performance Curves for more information. (4) $f_{CLK} = 1.2$ MHz, $\overline{CS} = V_{CC}$ for 145 clock cycles out of every 160. (5) See the Power Dissipation section for more information regarding lower sample rates.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




ABSOLUTE MAXIMUM RATINGS(1)

V _{cc}	+6V
Analog Input	
Logic Input	
Case Temperature	
Junction Temperature	
Storage Temperature	+125°C
External Reference Voltage	

NOTE: (1) Stresses above these ratings may permanently damage the device.

PIN CONFIGURATION



ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PIN ASSIGNMENTS

PIN	NAME	DESCRIPTION
1	V_{REF}	Reference Input.
2	+ln	Non Inverting Input.
3	-In	Inverting Input. Connect to ground or to remote ground sense point.
4	GND	Ground.
5	CS/SHDN	Chip Select when LOW, Shutdown Mode when HIGH.
6	D _{OUT}	The serial output data word is comprised of 12 bits of data. In operation the data is valid on the falling edge of DCLOCK. The second clock pulse after the falling edge of $\overline{\text{CS}}$ enables the serial output. After one null bit the data is valid for the next 12 edges.
7	DCLOCK	Data Clock synchronizes the serial data transfer and determines conversion speed.
8	+V _{CC}	Power Supply.


PACKAGE/ORDERING INFORMATION


PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	MAXIMUM DIFFERENTIAL LINEARITY ERROR (LSB)	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	SPECIFICATION TEMPERATURE RANGE	PACKAGE MARKING ⁽²⁾	ORDERING NUMBER ⁽³⁾	TRANSPORT MEDIA
ADS7822E ADS7822E	±2	±2 "	MSOP-8	337	-40°C to +85°C	A22	ADS7822E/250 ADS7822E/2K5	Tape and Reel
ADS7822EB ADS7822EB	±1 "	±1	MSOP-8	337	-40°C to +85°C	A22	ADS7822EB/250 ADS7822EB/2K5	Tape and Reel
ADS7822EC ADS7822EC	±0.75	±0.75	MSOP-8	337	-40°C to +85°C	A22	ADS7822EC/250 ADS7822EC/2K5	Tape and Reel
ADS7822P	±2	±2	Plastic DIP-8	006	-40°C to +85°C	ADS7822P	ADS7822P	Rails
ADS7822PB	±1	±1	Plastic DIP-8	006	-40°C to +85°C	ADS7822PB	ADS7822PB	Rails
ADS7822PC	±0.75	±0.75	Plastic DIP-8	006	-40°C to +85°C	ADS7822PC	ADS7822PC	Rails
ADS7822U	±2	±2	SOIC-8	182	-40°C to +85°C	ADS7822U	ADS7822U	Rails
ADS7822U	"	"	100 "	M	"	"	ADS7822U/2K5	Tape and Reel
ADS7822UB	±1	±1	SOIC-8	182	-40°C to +85°C	ADS7822UB	ADS7822UB	Rails
ADS7822UB	"	11	V 100"	J. J. J.	"	"	ADS7822UB/2K5	Tape and Reel
ADS7822UC	±0.75	±0.75	SOIC-8	182	-40°C to +85°C	ADS7822UC	ADS7822UC	Rails
ADS7822UC	II	"	W.1000	"	"	"	ADS7822UC/2K5	Tape and Reel


NOTE: (1) For detail drawing and dimension table, please see end of data sheet or Package Drawing File on Web. (2) Performance Grade information is marked on the reel. (3) Models with a slash(/) are available only in Tape and reel in quantities indicated (e.g. /250 indicates 250 units per reel, /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "ADS7822E/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to the www.burr-brown.com web site under Applications and Tape and Reel Orientation and Dimensions.


TYPICAL PERFORMANCE CURVES


At T_A = +25°C, V_{CC} = +2.7V, V_{RFF} = +2.5V, f_{SAMPLF} = 75kHz, f_{CLK} = 16 • f_{SAMPLF}, unless otherwise specified




















TYPICAL PERFORMANCE CURVES (Cont.)


At $T_A = +25$ °C, $V_{CC} = +2.7$ V, $V_{REF} = +2.5$ V, $f_{SAMPLE} = 75$ kHz, $f_{CLK} = 16 \cdot f_{SAMPLE}$, unless otherwise specified.


















TYPICAL PERFORMANCE CURVES (Cont.)


At $T_A = +25$ °C, $V_{CC} = +2.7$ V, $V_{REF} = +2.5$ V, $f_{SAMPLE} = 75$ kHz, $f_{CLK} = 16 \bullet f_{SAMPLE}$, unless otherwise specified.


















TYPICAL PERFORMANCE CURVES (Cont.)

At $T_A = +25$ °C, $V_{CC} = +2.7$ V, $V_{REF} = +2.5$ V, $f_{SAMPLE} = 75$ kHz, $f_{CLK} = 16 \cdot f_{SAMPLE}$, unless otherwise specified.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





THEORY OF OPERATION

The ADS7822 is a classic successive approximation register (SAR) analog-to-digital (A/D) converter. The architecture is based on capacitive redistribution which inherently includes a sample/hold function. The converter is fabricated on a 0.6μ CMOS process. The architecture and process allow the ADS7822 to acquire and convert an analog signal at up to 75,000 conversions per second while consuming very little power.

The ADS7822 requires an external reference, an external clock, and a single power source (V_{CC}). The external reference can be any voltage between 50mV and V_{CC} . The value of the reference voltage directly sets the range of the analog input. The reference input current depends on the conversion rate of the ADS7822.

The external clock can vary between 10kHz (625Hz throughput) and 1.2MHz (75kHz throughput). The duty cycle of the clock is essentially unimportant as long as the minimum high and low times are at least 400ns ($V_{CC}=2.7V$ or greater). The minimum clock frequency is set by the leakage on the capacitors internal to the ADS7822.

The analog input is provided to two input pins: +In and -In. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

The digital result of the conversion is clocked out by the DCLOCK input and is provided serially, most significant bit first, on the D_{OUT} pin. The digital data that is provided on the D_{OUT} pin is for the conversion currently in progress—there is no pipeline delay. It is possible to continue to clock the ADS7822 after the conversion is complete and to obtain the serial data least significant bit first. See the digital timing section for more information.

ANALOG INPUT

The +In and -In input pins allow for a differential input signal. Unlike some converters of this type, the -In input is not re-sampled later in the conversion cycle. When the converter goes into the hold mode, the voltage difference between +In and -In is captured on the internal capacitor array.

The range of the –In input is limited to –0.2V to +1V. Because of this, the differential input can be used to reject only small signals that are common to both inputs. Thus, the –In input is best used to sense a remote signal ground that may move slightly with respect to the local ground potential.

The input current on the analog inputs depends on a number of factors: sample rate, input voltage, source impedance, and power down mode. Essentially, the current into the ADS7822 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25pF) to a 12-bit settling level within 1.5 clock cycles. When the converter goes into the hold mode or while it is in the power down mode, the input impedance is greater than $1G\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the -In input should not drop below GND -200mV or exceed GND +1V. The +In input should always remain within the range of GND -200mV to $V_{CC}+200\text{mV}$. Outside of these ranges, the converter's linearity may not meet specifications.

REFERENCE INPUT

The external reference sets the analog input range. The ADS7822 will operate with a reference in the range of 50 mV to V_{CC} . There are several important implications of this.

As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 4096. This means that any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced.

The noise inherent in the converter will also appear to increase with lower LSB size. With a 2.5V reference, the internal noise of the converter typically contributes only 0.32 LSB peak-to-peak of potential error to the output code. When the external reference is 50mV, the potential error contribution from the internal noise will be 50 times larger—16 LSBs. The errors due to the internal noise are gaussian in nature and can be reduced by averaging consecutive conversion results.

For more information regarding noise, consult the typical performance curves "Effective Number of Bits vs Reference Voltage" and "Peak-to-Peak Noise vs Reference Voltage." Note that the effective number of bits (ENOB) figure is calculated based on the converter's signal-to-(noise + distortion) ratio with a 1kHz, 0dB input signal. SINAD is related to ENOB as follows

 $SINAD = 6.02 \cdot ENOB + 1.76$

With lower reference voltages, extra care should be taken to provide a clean layout including adequate bypassing, a clean power supply, a low-noise reference, and a low-noise input signal. Because the LSB size is lower, the converter will also be more sensitive to external sources of error such as nearby digital signals and electromagnetic interference.

DIGITAL INTERFACE

SIGNAL LEVELS

The digital inputs of the ADS7822 can accommodate logic levels up to 6V regardless of the value of V_{CC} . Thus, the ADS7822 can be powered at 3V and still accept inputs from logic powered at 5V.

The CMOS digital output (D_{OUT}) will swing 0V to V_{CC} . If V_{CC} is 3V and this output is connected to a 5V CMOS logic input, then that IC may require more supply current than normal and may have a slightly longer propagation delay.

SERIAL INTERFACE

The ADS7822 communicates with microprocessors and other digital systems via a synchronous 3-wire serial interface as shown in Figure 1 and Table I. The DCLOCK signal synchronizes the data transfer with each bit being transmitted on the falling edge of DCLOCK. Most receiving systems will capture the bitstream on the rising edge of DCLOCK. However, if the minimum hold time for D_{OUT} is acceptable, the system can use the falling edge of DCLOCK to capture each bit.




FIGURE 1. ADS7822 Basic Timing Diagrams.



SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS		
t _{SMPL}	Analog Input Sample Time	1.5	J.CC	2.0	Clk Cycles		
t _{CONV}	Conversion Time	1.100	12	M.	Clk Cycles		
t _{CYC}	Throughput Rate	-110	JY.C	75	kHz		
t _{CSD}	CS Falling to DCLOCK LOW	W.10	00¥.	0	ns		
t _{sucs}	CS Falling to DCLOCK Rising	30	1007	.CO	ns		
t_{hDO}	DCLOCK Falling to Current D _{OUT} Not Valid	15	1.100	¥.0°	ns		
$t_{\rm dDO}$	DCLOCK Falling to Next D _{OUT} Valid	WW.	130	200	ns		
t _{dis}	CS Rising to D _{OUT} Tri-State	1	40	80	ns		
t _{en}	DCLOCK Falling to D _{OUT} Enabled	W V	75	175	ns		
t _f	D _{OUT} Fall Time	1	90	200	ns		
t _r	D _{OUT} Rise Time		110	200	ns		

TABLE I. Timing Specifications ($V_{CC} = 2.7V$ and above, -40° C to $+85^{\circ}$ C.

A falling \overline{CS} signal initiates the conversion and data transfer. The first 1.5 to 2.0 clock periods of the conversion cycle are used to sample the input signal. After the second falling DCLOCK edge, DOUT is enabled and will output a LOW value for one clock period. For the next 12 DCLOCK

periods, D_{OUT} will output the conversion result, most significant bit first. After the least significant bit (B0) has been output, subsequent clocks will repeat the output data but in a least significant bit first format.

After the most significant bit (B11) has been repeated, D_{OUT} will tri-state. Subsequent clocks will have no effect on the converter. A new conversion is initiated only when \overline{CS} has been taken HIGH and returned LOW.

DATA FORMAT

The output data from the ADS7822 is in straight binary format as shown in Table II. This table represents the ideal output code for the given input voltage and does not include the effects of offset, gain error, or noise.

DESCRIPTION	ANALOG VALUE	DIGITAL OUTPUT STRAIGHT BINARY				
Full Scale Range Least Significant	V _{REF}					
Bit (LSB)	KEF	BINARY CODE	HEX CODE			
Full Scale	V _{REF} -1 LSB	1111 1111 1111	FFF			
Midscale	V _{REF} /2	1000 0000 0000	800			
Midscale - 1 LSB	V _{REF} /2 - 1 LSB	0111 1111 1111	7FF			
Zero	0V	0000 0000 0000	000			

TABLE II. Ideal Input Voltages and Output Codes.




FIGURE 2. Timing Diagrams and Test Circuits for the Parameters in Table I.

POWER DISSIPATION

The architecture of the converter, the semiconductor fabrication process, and a careful design allow the ADS7822 to convert at up to a 75kHz rate while requiring very little power. Still, for the absolute lowest power dissipation, there are several things to keep in mind.

The power dissipation of the ADS7822 scales directly with conversion rate. So, the first step to achieving the lowest power dissipation is to find the lowest conversion rate that will satisfy the requirements of the system.

In addition, the ADS7822 is in power down mode under two conditions: when the conversion is complete and whenever $\overline{\text{CS}}$ is HIGH (see Figure 1). Ideally, each conversion should occur as quickly as possible, preferably, at a 1.2MHz clock rate. This way, the converter spends the longest possible time in the power down mode. This is very important as the converter not only uses power on each DCLOCK transition (as is typical for digital CMOS components) but also uses some current for the analog circuitry, such as the comparator. The analog section dissipates power continuously, until the power down mode is entered.

Figure 3 shows the current consumption of the ADS7822 versus sample rate. For this graph, the converter is clocked at 1.2MHz regardless of the sample rate— \overline{CS} is HIGH for the remaining sample period. Figure 4 also show current consumption versus sample rate. However, in this case, the DCLOCK period is 1/16th of the sample period— \overline{CS} is HIGH for one DCLOCK cycle out of every 16.

There is an important distinction between the power down mode that is entered after a conversion is complete and the full power down mode which is enabled when \overline{CS} is HIGH. While both shutdown the analog section, the digital section is completely shutdown only when \overline{CS} is HIGH. Thus, if \overline{CS} is left LOW at the end of a conversion and the converter is continually clocked, the power consumption will not be as low as when \overline{CS} is HIGH. See Figure 5 for more information.

Power dissipation can also be reduced by lowering the power supply voltage and the reference voltage. The ADS7822 will operate over a $V_{\rm CC}$ range of 2.0V to 5.25V. However, at voltages below 2.7V, the converter will not run at a 75kHz sample rate. See the typical performance curves for more information regarding power supply voltage and maximum sample rate.

SHORT CYCLING

Another way of saving power is to utilize the \overline{CS} signal to short cycle the conversion. Because the ADS7822 places the latest data bit on the D_{OUT} line as it is generated, the converter can easily be short cycled. This term means that the conversion can be terminated at any time. For example, if only 8 bits of the conversion result are needed, then the conversion can be terminated (by pulling \overline{CS} HIGH) after the 8th bit has been clocked out.




FIGURE 3. Maintaining f_{CLK} at the Highest Possible Rate Allows Supply Current to Drop Linearly with Sample Rate.




FIGURE 4. Scaling f_{CLK} Reduces Supply Current Only Slightly with Sample Rate.




FIGURE 5. Shutdown Current with $\overline{\text{CS}}$ HIGH is 50nA Typically, Regardless of the Clock. Shutdown Current with $\overline{\text{CS}}$ LOW Varies with Sample Rate.



This technique can be used to lower the power dissipation (or to increase the conversion rate) in those applications where an analog signal is being monitored until some condition becomes true. For example, if the signal is outside a predetermined range, the full 12-bit conversion result may not be needed. If so, the conversion can be terminated after the first n-bits, where n might be as low as 3 or 4. This results in lower power dissipation in both the converter and the rest of the system, as they spend more time in the power down mode.

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7822 circuitry. This will be particularly true if the reference voltage is low and/or the conversion rate is high. At a 75kHz conversion rate, the ADS7822 makes a bit decision every 830ns. That is, for each subsequent bit decision, the digital output must be updated with the results of the last bit decision, the capacitor array appropriately switched and charged, and the input to the comparator settled to a 12-bit level all within one clock cycle.

The basic SAR architecture is sensitive to spikes on the power supply, reference, and ground connections that occur just prior to latching the comparator output. Thus, during any single conversion for an n-bit SAR converter, there are n "windows" in which large external transient voltages can easily affect the conversion result. Such spikes might originate from switching power supplies, digital logic, and high power devices, to name a few. This particular source of error can be very difficult to track down if the glitch is almost synchronous to the converter's DCLOCK signal—as the phase difference between the two changes with time and temperature, causing sporadic misoperation.

With this in mind, power to the ADS7822 should be clean and well bypassed. A $0.1\mu F$ ceramic bypass capacitor should be placed as close to the ADS7822 package as possible. In addition, a 1 to $10\mu F$ capacitor and a 5Ω or 10Ω series resistor may be used to lowpass filter a noisy supply.

The reference should be similarly bypassed with a $0.1\mu F$ capacitor. Again, a series resistor and large capacitor can be used to lowpass filter the reference voltage. If the reference voltage originates from an op amp, be careful that the op amp

can drive the bypass capacitor without oscillation (the series resistor can help in this case). Keep in mind that while the ADS7822 draws very little current from the reference on average, there are still instantaneous current demands placed on the external reference circuitry.

Also, keep in mind that the ADS7822 offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high frequency noise can be filtered out as described in the previous paragraph, voltage variation due to the line frequency (50Hz or 60Hz), can be difficult to remove.

The GND pin on the ADS7822 should be placed on a clean ground point. In many cases, this will be the "analog" ground. Avoid connecting the GND pin too close to the grounding point for a microprocessor, microcontroller, or digital signal processor. If needed, run a ground trace directly from the converter to the power supply connection point. The ideal layout will include an analog ground plane for the converter and associated analog circuitry.

APPLICATION CIRCUITS

Figures 6 and 7 show some typical application circuits for the ADS7822. Figure 6 uses an ADS7822 and a multiplexer to provide for a flexible data acquisition circuit. A resistor string provides for various voltages at the multiplexer input. The selected voltage is buffered and driven into V_{REF} . As shown in Figure 6, the input range of the ADS7822 is programmable to 100 mV, 200 mV, 300 mV, or 400 mV. The 100 mV range would be useful for sensors such as the thermocouple shown.

Figure 7 shows a basic data acquisition system. The ADS7822 input range is 0V to V_{CC} , as the reference input is connected directly to the power supply. The 5Ω resistor and $1\mu F$ to $10\mu F$ capacitor filter the microcontroller "noise" on the supply, as well as any high-frequency noise from the supply itself. The exact values should be picked such that the filter provides adequate rejection of the noise.






FIGURE 6. Thermocouple Application Using a MUX to Scale the Input Range of the ADS7822.




FIGURE 7. Basic Data Acquisition System.