
5V/3.3V 128Kx8 CMOS SRAM (Revolutionary pinout)

Features


- AS7C1025 (5V version)
- AS7C31025 (3.3V version)
- Industrial and commercial temperatures
- Organization: 131,072 words × 8 bits
- High speed
 - 12/15/20 ns address access time
 - 6,7,8 ns output enable access time
- Low power consumption: ACTIVE
 - 715 mW (AS7C1025) / max @ 12 ns (5V)
- 360 mW (AS7C31025) / max @ 12 ns (3.3V)

Logic block diagram



- Low power consumption: STANDBY
- 27.5 mW (AS7C1025) / max CMOS (5V)
- 1.8 mW (AS7C31025) / max CMOS (3.3V)
- 2.0V data retention
- Easy memory expansion with \overline{CE} , \overline{OE} inputs
- Center power and ground
- TTL/LVTTL-compatible, three-state I/O
- JEDEC-standard packages
 - 32-pin, 300 mil SOJ
 - 32-pin, 400 mil SOJ
- 32-pin TSOP II
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA


Pin arrangement



Selection guide

0					
4	AMAN. 100	AS7C1025-12 AS7C31025-12	AS7C1025-15 AS7C31025-15	AS7C1025-20 AS7C31025-20	Unit
Maximum address access time	TWW.I	CO12	15	20	ns
Maximum output enable access time	· WAXW.	3	4	5	ns
Maximum operating current	AS7C1025	130	85	80	mA
waxiiiuiii operatiiig current	AS7C31025	100	85	80	mA
Maximum CMOS standby current	AS7C1025	5	5	5	mA
waxiiiuiii Cwos standby current	AS7C31025	5	5	5	mA

Shaded areas contain advance information





Functional description

The AS7C1025 and AS7C31025 are high-performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) devices organized as 131,072 words × 8 bits. They are designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 12/15/20 ns with output enable access times (t_{OE}) of 6,7,8 ns are ideal for high-performance applications. The chip enable input CE permits easy memory and expansion with multiple-bank

When $\overline{\text{CE}}$ is high the devices enter standby mode. The standard AS7C1025 is guaranteed not to exceed 27.5 mW power consumption in standby mode, and typically requires only 5 mW. Both devices also offer 2.0V data retention.

A write cycle is accomplished by asserting write enable ($\overline{\text{WE}}$) and chip enable ($\overline{\text{CE}}$). Data on the input pins I/O0-I/O7 is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CE} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}) .

A read cycle is accomplished by asserting output enable (OE) and chip enable (CE), with write enable (WE) high. The chips drive I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single 5V supply (AS7C1025) or 3.3V supply (AS7C31025). The AS7C1025 and AS7C31025 are packaged in common industry standard packages.

Absolute maximum ratings


Parameter	Device	Symbol	Min	Max	Unit
Valtage on V. valative to CND	AS7C1025	V_{t1}	-0.50	+7.0	V
Voltage on V_{CC} relative to GND	AS7C31025	v_{t1}	-0.50	+5.0	v.C
Voltage on any pin relative to GND	WWI	V_{t2}	-0.50	$V_{CC} + 0.5$	V
Power dissipation		$P_{\rm D}$	COM-	1.0	W
Storage temperature (plastic)	77	T_{stg}	-65	+150	°C
Ambient temperature with V _{CC} applied	W	$T_{ m bias}$	-55	+125	°C
DC current into outputs (low)	W. W.	I _{OUT}	N.COM.T	20	mA

NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE	WE	OE	Data	Mode
Н	X	X	High Z	Standby (I _{SB} , I _{SB1})
L	Н	H100	High Z	Output disable (I _{CC})
L	Н	L 100	D _{OUT}	Read (I _{CC})
L	L	X	D_{IN}	Write (I _{CC})
Key: X = Don't Care,	L = Low, H = High	WWW.I	100X.COM.TW	

Key: X = Don't Care, L = Low, H = High





ON COMPLET WWW. 1003	AS7C1025	V _{CC}	4.5	5.0	5.5	
Supply voltage	AS7C31025	V _{CC}	3.0	3.3	3.6	
WAY COME	AS7C1025	V _{IH}	2.2	007.CO	$V_{CC} + 0.5$	
Input voltage	AS7C31025	V _{IH}	2.0	1007FCO	$V_{CC} + 0.5$	
	In OX.COM.	V _{IL} †	-0.5	· Ann I.C	0.8	
Ambient operating temperature	commercial	T_{A}	0	.100X.0	70	
Ambient operating temperature	industrial	T_A	-40	11.10	85	N

 $[\]dagger_{V_{II}}$ min = -3.0V for pulse width less than $t_{RC}/2$.

W. Jun		COM.	V.Jos CO	NI.	12	W	15	· ooy	20	TW
Parameter	Sym	Test conditions	Device	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I _{LI}	$V_{CC} = Max$, $V_{IN} = GND$ to V_{CC}	W.100Y.C	$0\overline{M}$	1	_	1	1.100	1.GO	μA
Output leakage current	I _{LO}	$V_{CC} = Max$, $\overline{CE} = V_{IH}$, $V_{out} = GND$ to V_{CC}	AMM.100	1.CO		<u> </u>	1 V	M.10	07.C	μА
Operating		AS7C1025	7.=	130	_	120	With	110	COI	
power supply I _{CC} current	$\overline{\text{CE}} = V_{\text{IL}}, \text{ f} = f_{\text{Max}}, I_{\text{OUT}} = 0 \text{ mA}$	AS7C31025	07.0	100		85		80	mA	
	T. A	$\overline{\text{CE}} = \text{V}_{\text{IH}}, \text{ f} = \text{f}_{\text{Max}}, \text{ f}_{\text{OUT}} = 0$	AS7C1025	100	50		40	W	40	mA
Standby	I_{SB}	$CE = V_{IH}$, $I = I_{Max}$, $I_{OUT} = 0$	AS7C31025	700,	50	1.7	40		40	IIIA
power supply current ^I	_	$\overline{CE} \ge V_{CC} - 0.2V$, $V_{IN} \le 0.2V$ or	AS7C1025	N.HOO	5	$M_{\overline{A},A}$	5	7	5	UU >
	I _{SB1}	$V_{IN} \ge V_{CC} - 0.2V$, $f = 0$, $f_{OUT} = 0$	AS7C31025	W-10	5	W.T	5	-44	5	mA
Output	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$	MA	- 1	0.4	071.	0.4	_ \	0.4	V
voltage	V_{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	N W	2.4	(1) Y	2.4	T	2.4	MJ.	V

Capacitance (f = 1 MHz, $T_a = 25$ °C, $V_{CC} = NOMINAL$)²

Paramete	er	Symbol	Signals	Test conditions	Max	Unit
nput capacitance	MMM	C _{IN}	A, CE, WE, OE	$V_{IN} = 0V$	5	pF
/O capacitance	WWW	C _{I/O}	I/O	$V_{IN} = V_{OUT} = 0V$	7	pF




Read cycle (over the operating range)^{3,9}

	1W.100	- cO3	12	-:	15	W.10	20	M	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	12	ONE T	15	_//\	20	005.	ns	T
Address access time	t _{AA}	00¥.C	12	W-	15		20	ns	3
Chip enable $(\overline{\text{CE}})$ access time	t _{ACE}	1001	12		15	MA	20	ns	3
Output enable (OE) access time	t _{OE}	1007	6	WT 1	7	11211	8	ns	TW
Output hold from address change	t _{OH}	3	$^{X.C_{O_{2}}}$	3	_	3	44.5	ns	5
CE Low to output in low Z	t _{CLZ}	0	N.EC	0	N -	0	1/17	ns	4, 5
CE Low to output in high Z	t _{CHZ}	MI	3	$0M_{\cdot}$	4	- 1	5	ns	4, 5
OE Low to output in low Z	t _{OLZ}	0	00 <u>-</u>	0	- VI	0	WW	ns	4, 5
OE High to output in high Z	t _{OHZ}	W	3	COM	4	_	5	ns	4, 5
Power up time	t _{PU}	0	$^{1.760_{3}}$	0	1.77	0		ns	4, 5
Power down time	t _{PD}	4/17	12	7	15	_	20	ns	4, 5


Key to switching waveforms

Rising input Falling input Undefined/don't care

Read waveform 1 (address controlled) 3,6,7,9



Read waveform 2 ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ controlled)^{3,6,8,9}







OOY. OM.TH		- COT	12	-	15	N.100	20	17.7	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	12	TIV	15	41/	20	07-	ns	
Chip enable (CE) to write end	t _{CW}	8	<u>-</u> 1	N 12	-11	12	00¥.C	ns	
Address setup to write end	t _{AW}	8	OF	12	- <	12	10 <u>0</u> 1	ns	N
Address setup time	t _{AS}	0	CG_{Mr}	0	_	0		ns	W
Write pulse width	t _{WP}	8	$_{1}\mathrm{C}^{oldsymbol{\odot}N}$	9	_	12	N.7-	ns	W
Address hold from end of write	t _{AH}	0.0	v CO	0	_	0	MIn	ns	
Data valid to write end	t _{DW}	6	7 CC	8	_	12	1/4.1/	ns	M. I
Data hold time	t _{DH}	0	00.F.	0	_	0		ns	4, 5
Write enable to output in high Z	t _{WZ}	- T.N.	1005	Mon	5	_ \	5	100 ns	4, 5
Output active from write end	t _{OW}	3	100%	3	TW	3	MAG	ns	4, 5

Shaded areas contain advance information.

Write waveform 1 ($\overline{\text{WE}}$ controlled) $^{\textit{10,11}}$



Write waveform 2 $(\overline{\text{CE}} \text{ controlled})^{10,11}$






Data retention characteristics (over the operating range)¹³

Parameter	Symbol	Test conditions	Min	Max	Unit
V _{CC} for data retention	V_{DR}	V 2.0V	2.0	M.TM	V
Data retention current	I_{CCDR}	$V_{CC} = 2.0V$	N 100 Y.	500	μΑ
Chip enable to data retention time	t _{CDR}	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$	0	WIT.	ns
Operation recovery time	t_{R}	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	t _{RC}	TIN	ns
Input leakage current	I _{LI}	CONTRINE 0.2 V	M 100.	CO 1	√ μΑ

Data retention waveform



AC test conditions

- 5V output load: see Figure B or Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 2 ns. See Figure A.

- Input and output timing reference levels: 1.5V.




Figure B: 5V Output load

480W

GND

Thevenin equivalent:





Figure C: 3.3V Output load

Notes


- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CE} is required to meet I_{SB} specification
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, and C.
- t_{CLZ} and t_{CHZ} are specified with CL = 5pF, as in Figure C. Transition is measured ± 500 mV from steady-state voltage.
- 5 This parameter is guaranteed, but not 100% tested.
- $\overline{\text{WE}}$ is High for read cycle.
- 7 \overline{CE} and \overline{OE} are Low for read cycle.
- 8 Address valid prior to or coincident with $\overline{\text{CE}}$ transition Low.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be High during address transitions. Either $\overline{\text{CE}}$ or $\overline{\text{WE}}$ asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 NA
- 13 2V data retention applies to commercial temperature operating range only.
- 14 C=30pF, except all high Z and low Z parameters, where C=5pF.




Typical DC and AC characteristics







	.COM.TW	
1111	32-pin TS	OP II (mil)
Symbol	Min	Max
A	ON GOM	1.2
A1	0.05	0.15
b	0.3	0.52
C	0.12	0.21
D	20.82	21.08
E1	10.03	10.29
E	11.56	11.96
e W	1.27	BSC
L	0.40	0.60
ZD	0.95	REF.
α	0°	(5°)



$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
300 mil 400 mil Symbol Min Max Min Max A - 0.145 - 0.145 A1 0.025 - 0.025 - A2 0.086 0.105 0.086 0.115 B 0.026 0.032 0.026 0.032 b 0.014 0.020 0.015 0.020 c 0.006 0.013 0.007 0.013 D 0.820 0.830 0.820 0.830 E 0.250 0.275 0.360 0.380 E1 0.292 0.305 0.395 0.405					
A - 0.145 - 0.145 A1 0.025 - 0.025 - A2 0.086 0.105 0.086 0.115 B 0.026 0.032 0.026 0.032 b 0.014 0.020 0.015 0.020 c 0.006 0.013 0.007 0.013 D 0.820 0.830 0.820 0.830 E 0.250 0.275 0.360 0.380 E1 0.292 0.305 0.395 0.405	100Y.				
A1 0.025 - 0.025 - A2 0.086 0.105 0.086 0.115 B 0.026 0.032 0.026 0.032 b 0.014 0.020 0.015 0.020 c 0.006 0.013 0.007 0.013 D 0.820 0.830 0.820 0.830 E 0.250 0.275 0.360 0.380 E1 0.292 0.305 0.395 0.405	Symbol	Min	Max	Min	Max
A2 0.086 0.105 0.086 0.115 B 0.026 0.032 0.026 0.032 b 0.014 0.020 0.015 0.020 c 0.006 0.013 0.007 0.013 D 0.820 0.830 0.820 0.830 E 0.250 0.275 0.360 0.380 E1 0.292 0.305 0.395 0.405	A	V.O_	0.145	-	0.145
B 0.026 0.032 0.026 0.032 b 0.014 0.020 0.015 0.020 c 0.006 0.013 0.007 0.013 D 0.820 0.830 0.820 0.830 E 0.250 0.275 0.360 0.380 E1 0.292 0.305 0.395 0.405	A1	0.025	WI-IV	0.025	VI W
b 0.014 0.020 0.015 0.020 c 0.006 0.013 0.007 0.013 D 0.820 0.830 0.820 0.830 E 0.250 0.275 0.360 0.380 E1 0.292 0.305 0.395 0.405	A2	0.086	0.105	0.086	0.115
c 0.006 0.013 0.007 0.013 D 0.820 0.830 0.820 0.830 E 0.250 0.275 0.360 0.380 E1 0.292 0.305 0.395 0.405	В	0.026	0.032	0.026	0.032
D 0.820 0.830 0.820 0.830 E 0.250 0.275 0.360 0.380 E1 0.292 0.305 0.395 0.405	b	0.014	0.020	0.015	0.020
E 0.250 0.275 0.360 0.380 E1 0.292 0.305 0.395 0.405	С	0.006	0.013	0.007	0.013
E1 0.292 0.305 0.395 0.405	D	0.820	0.830	0.820	0.830
	Е	0.250	0.275	0.360	0.380
E2 0.330 0.340 0.435 0.445	E1	0.292	0.305	0.395	0.405
	E2	0.330	0.340	0.435	0.445

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw





Ordering codes

Package \ Access time	Voltage	Temperature	12 ns	15 ns	20 ns
100Y.CO	5V	Commercial	AS7C1025-12TC	AS7C1025-15TC	AS7C1025-20TC
sTSOP II	34	Industrial	AS7C1025-12TI	AS7C1025-15TI	AS7C1025-20TI
\$15OF 11	3.3V	Commercial	AS7C31025-12TC	AS7C31025-15TC	AS7C31025-20TC
	3.3 V	Industrial	AS7C31025-12TI	AS7C31025-15TI	AS7C31025-20TI
M.1001. COM.	ΓV	Commercial	AS7C1025-12TJC	AS7C1025-15TJC	AS7C1025-20TJC
300-mil SOJ	5V	Industrial	AS7C1025-12TJI	AS7C1025-15TJI	AS7C1025-20TJI
300-IIII 3OJ	3.3V	Commercial	AS7C31025-12TJC	AS7C31025-15TJC	AS7C31025-20TJC
	3.3 V	Industrial	AS7C31025-12TJI	AS7C31025-15TJI	AS7C31025-20TJI
MANA CO	5V	Commercial	AS7C1025-12JC	AS7C1025-15JC	AS7C1025-20JC
400-mil SOJ	OM. 13V	Industrial	AS7C1025-12JI	AS7C1025-15JI	AS7C1025-20JI
400-11111 50)	2 21/-	Commercial	AS7C31025-12JC	AS7C31025-15JC	AS7C31025-20JC
	3.3V	Industrial	AS7C31025-12JI	AS7C31025-15JI	AS7C31025-20JI

Part numbering system

AS7C	WW X 100 Y.	1025	N-XX	WW. XIOOXX WITH	X
SRAM prefix	Blank=5V CMOS 3=3.3V CMOS	Device number	Access time	Package: T = TSOP II J = SOJ	Temperature range C = Commercial, 0°C to 70°C I = Industrial, -40°C to 85°C

3/23/01; v.1.0 **Alliance Semiconductor**