Features

- Fast Read Access Time 70 ns
- Low Power CMOS Operation
 - 100 µA Max Standby
 - 30 mA Max Active at 5 MHz
- JEDEC Standard Packages
 - 32-lead, 600-mil PDIP
 - 32-lead PLCC
 - 32-lead TSOP
- 5V ±10% Supply
- High Reliability CMOS Technology
 - 2000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid[™] Programming Algorithm 100 µs/Byte (Typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges


Description

The AT27C040 chip is a low-power, high-performance, 4,194,304-bit one-time programmable read-only memory (OTP EPROM) organized as 512K by 8 bits. The AT27C040 requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 70 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.


Pin Configurations

Pin Name	Function
A0 - A18	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable


PDIP Top View



TSOP Top View



PLCC Top View





4-Megabit (512K x 8) OTP EPROM

AT27C040







Atmel's scaled CMOS technology provides low active power consumption, and fast programming. Power consumption is typically 8 mA in active mode and less than 10 μ A in standby mode.


The AT27C040 is available in a choice of industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC and TSOP packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.

Atmel's AT27C040 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

Switching Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 μF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

AT27C040

Operating Modes

Mode/Pin	CE	OE O	Ai	V _{PP}	Outputs
Read	V _{IL}	1.10 V _{IL}	Ai	X ⁽¹⁾	D _{OUT}
Output Disable	X	V _{IH}	M.TW X	X	High Z
Standby	V _{IH}	X	OM.T. X	XX	High Z
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	Ai	V _{PP}	D _{IN}
PGM Verify	X	V _{IL}	Ai	V_{PP}	D _{OUT}
PGM Inhibit	V _{IH}	V _{IH}	X	V_{PP}	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A18 = V_{IL}$	X	Identification Code

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to Programming Characteristics

3. $V_H = 12.0 \pm 0.5 V$.

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

Absolute Maximum Ratings*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	-2.0V to +7.0V
Voltage on A9 with Respect to Ground	-2.0V to +14.0V
V _{PP} Supply Voltage with Respect to Ground	2.0V to +14.0V

*NOTICE

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





DC and AC Operating Conditions for Read Operation

N.100Y.COM.TW	W	AT27C040-70	AT27C040-90	AT27C040-12	AT27C040-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5V ± 10%	5V ±10%	5V ± 10%	5V ± 10%

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
LUWW	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$	WW 100	±1	μΑ
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC}	WWW	±5	μΑ
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$	WWW	10	μΑ
I _{SB}	V _{CC1} ⁽¹⁾ Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$	MMM	100	μΑ
	WW.Ind. COM.	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V	MAIN	11001.00	mA
I _{cc}	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$	WW	30	mA
V _{IL}	Input Low Voltage	WWW.TOOX.COME.TW	-0.6	0.8	VV
V _{IH}	Input High Voltage	N MWW.100 N.COM	2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA	N V	0.4	.CO V
V _{OH}	Output High Voltage	Ι _{ΟΗ} = -400 μΑ	2.4	MM. In	V.COV


Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}
2. V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}

AC Characteristics for Read Operation

	W. 1007.	M.TW	11	AT27C040							-1 CO
	WW 100Y.C	WIIMO	2	-70 -90		TIM.	12	-15) Y .	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC} ⁽³⁾	Address to Output Delay	CE = OE = V _{IL}		70	W.10	90	M.T	120		150	ns
t _{CE} ⁽²⁾	CE to Output Delay	$\overline{OE} = V_{IL}$	N	70	MM.	90	Ohr	120		150	ns
t _{OE} (2)(3)	OE to Output Delay	CE = V _{IL}		30	WW.	35	$CO_{j_{A_{j}}}$	35		40	ns
t _{DF} ⁽⁴⁾⁽⁵⁾	OE or CE High to Output Float, whichever occurred first		TW	20	NWV	20	I.CO	30		30	ns
t _{OH}	Output Hold from Address, CE whichever occurred first	or OE ,	0		0	W.10	0	OM.T	0		ns

1. 2, 3, 4, 5 – see AC Waveforms for Read Operation Note:


AC Waveforms for Read Operation⁽¹⁾



1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified. Notes:

- $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} .
- 3. OE may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC}.
 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels



Output Test Load


Pin Capacitance

Pin Capaci	tance	MM.1007.COM.TM		
f = 1 MHz, T = 2	5° C ⁽¹⁾	Max	Units	Conditions
C _{IN}	4	WW.100 8 COM.11	pF	V _{IN} = 0V
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.



Programming Waveforms⁽¹⁾



Notes: 1. The Input Timing Reference is 0.8V for $V_{\rm IL}$ and 2.0V for $V_{\rm IH}$.

2. t_{OE} and t_{DEP} are characteristics of the device but must be accommodated by the programmer.

3. When programming the AT27C040 a 0.1 μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

DC Programming Characteristics

 $T_A = 25 \pm 5$ °C, $V_{CC} = 6.5 \pm 0.25$ V, $V_{PP} = 13.0 \pm 0.25$ V

	WW.T.100Y.CO.TW	M.M. 100X.C	M.T.VLir	W.100 x.	
Symbol	Parameter VV	Test Conditions	Min	Max	Units
I _{LI}	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$	VI.TV	±10	μA
V _{IL}	Input Low Level	LA MAM. 100	-0.6	0.8	V ₁₀₀
V _{IH}	Input High Level	TN WWW.	2.0	V _{cc} + 0.7	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA	ON CONT	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4	WT	V
I _{CC2}	V _{CC} Supply Current (Program and Verify)	M. M.M.	TOUN.CO	40	mA
I _{PP2}	V _{PP} Supply Current	$\overline{CE} = V_{IL}$	1.10	20	mA
V _{ID}	A9 Product Identification Voltage	CM	11.5	12.5	V

AC Programming Characteristics

	Parameter	CONT.	Lir		
Symbol		Test Conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address Setup Time	Input Rise and Fall Times:	2	OMIT	μs
t _{OES}	OE Setup Time	Input Pulse Levels: 0.45V to 2.4V Input Timing Reference Level:	2	COM.	μs
t _{DS}	Data Setup Time		1 2	COM	μs
t _{AH}	Address Hold Time		0.100	COM.	μs
t _{DH}	Data Hold Time		21.10	COM.	μs
t _{DFP}	OE High to Output Float Delay ⁽²⁾	0.8V to 2.0V	0	130	ns
t _{VPS}	V _{PP} Setup Time	V 100 F CONT.	2	ON TOWN	μs
t _{vcs}	V _{CC} Setup Time	Output Timing Reference Level: 0.8V to 2.0V	2	Jun CO	μs
t _{PW}	CE Program Pulse Width ⁽³⁾	W. TOO Y. COM. TW	95	105	μs
t _{OE}	Data Valid from $\overline{OE^{(2)}}$	MAN TOOK COMITY		150	ns
t _{PRT}	V _{PP} Pulse Rise Time During Programming	MAM. TOOX.COW.TA	50	MAN 100 X	ns

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

Atmel's AT27C040 Integrated Product Identification Code

ex Data
1EY.C
0B


^{2.} This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven see timing diagram.

^{3.} Program Pulse width tolerance is 100 μ sec \pm 5%.



Rapid Programming Algorithm

A 100 μs \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μs \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



O. Y. C.	I _{cc} (r	mA)	.V.TW	W 1003	W.IV
cc (ns)	Active	Standby	Ordering Code	Package	Operation Range
70	30	0.1	AT27C040-70JC	32J	Commercial
.100 1.	$O_{M'I}$	MW.10	AT27C040-70PC	32P6	(0°C to 70°C)
N 1007.	OMITW	W.	AT27C040-70TC	32T	COM.
100Y.	30	0.1	AT27C040-70JI	32J	Industrial
11.1	COM	MMM	AT27C040-70PI	32P6	(-40° C to 85° C)
VW.100	COM	WWW	AT27C040-70TI	32T	ON COM
90	30	0.1	AT27C040-90JC	32J	Commercial
110	OY.COM.TY	MA	AT27C040-90PC	32P6	(0° C to 70° C)
NWW	ONY.CUN	W W	AT27C040-90TC	32T	1100Y. OM.TW
WW.	30	0.1	AT27C040-90JI	32J	Industrial
VI TANIN	100 L COM		AT27C040-90PI	32P6	(-40° C to 85° C)
M W	1007.	TW	AT27C040-90TI	32T	WW.100 COM.
120	30	0.1	AT27C040-12JC	32J	Commercial
WW	W. T. CO.	WT	AT27C040-12PC	32P6	(0° C to 70° C)
- 17	VW.100 TC	Mr.	AT27C040-12TC	32T	MAN. COM
	30	0.1	AT27C040-12JI	32J	Industrial
V	100Y.	-oM.TW	AT27C040-12PI	32P6	(-40° C to 85° C)
1	MAN.	COL	AT27C040-12TI	32T	WW 100Y. CONTRA
150	30	CO 0.1	AT27C040-15JC	CC32J	Commercial
	W.100	COM	AT27C040-15PC	32P6	(0° C to 70° C)
	100	Y. COM.TV	AT27C040-15TC	32T	COM.
	30	O. CO.1	AT27C040-15JI	32J	Industrial
	MMM.	ON CONTRACT	AT27C040-15PI	32P6	(-40° C to 85° C)
		COM	AT27C040-15TI	32T	I COB


	Package Type	
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)	
32P6	32-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
32T	32-lead, Plastic Thin Small Outline Package (TSOP)	





Package Information

32J - PLCC



____ 10/04/01

2325 Orchard Parkway San Jose, CA 95131

3. Lead coplanarity is 0.004" (0.102 mm) maximum.

TITLE
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)

В

B1

е

0.660

0.330

_

1.270 TYP


DRAWING NO. REV. 32J B


0.813


0.533

Http://www. 100y. com. tw

32P6 - PDIP







Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion.

Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)


SYMBOL	MIN	NOM	MAX	NOTE
Α	II		4.826	700 x.
A1	0.381	_	MAT.	100
DO	41.783	_	42.291	Note 1
ECO	15.240	J -	15.875	W.r.
E1	13.462		13.970	Note 1
В	0.356	_	0.559	
B1	1.041		1.651	MA .
Lov	3.048	T 1	3.556	MA
С	0.203	TV.	0.381	WW
eB	15.494	1	17.526	
e 10	17.	2.540 TYF)	

09/28/01

		DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	32P6 , 32-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)	32P6	В



32T - TSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation BD.
- Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
A	-TV	_	1.20	-110
A1	0.05	N -	0.15	111.2
A2	0.95	1.00	1.05	MM.I
10D	19.80	20.00	20.20	WIW.
D1	18.30	18.40	18.50	Note 2
E	7.90	8.00	8.10	Note 2
M.F.	0.50	0.60	0.70	WW
L1	0.25 BASIC			N.V
b 1	0.17	0.22	0.27	
С	0.10	TIVO	0.21	
е	1007.	0.50 BASI	0	

10/18/01

		TITLE	DRAWING NO.	REV.
AIMEL	2325 Orchard Parkway San Jose, CA 95131	32T , 32-lead (8 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP)	32T	В