Features

- · Fast Read Access Time 55 ns
- Low Power CMOS Operation
 - 100 μA Maximum Standby
 - 35 mA Maximum Active at 5 MHz
- JEDEC Standard Packages
 - 40-Lead 600 mil PDIP
 - 44-Lead PLCC
 - 40-Lead VSOP (10 mm x 14 mm)
- Direct Upgrade from 512K-bit and 1M-bit (AT27C516 and AT27C1024) EPROMs
- 5V ± 10% Power Supply
- High Reliability CMOS Technology
 - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid™ Programming Algorithm 50 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27C2048 is a low-power, high performance 2,097,152-bit one-time programmable read only memory (OTP EPROM) organized 128K by 16 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 55 ns, eliminating the need for speed-reducing WAIT states. The by-16 organization makes this part ideal for high-performance 16 and 32 bit microprocessor systems. *(continued)*


Pin Configurations

Pin Name	Function
A0 - A16	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe
NC	No Connect
DC	Don't Connect

Note: Both GND pins must be connected.

VSOP Top View


Type 1



PDIP Top View

	4 N V		
VPP [40	□ vcc
CE [2	39	□PGM
O15 🗆	3	38	□ A16
014 □	4	37	□ A15
O13 □	5	36	□ A14
O12 🗆	6	35	□ A13
011 □	7	34	□ A12
O10 🗆	8	33	□ A11
09 □	9	32	□ A10
08 □	10	31	□ A9
GND [11	30	□ GND
07 □	12	29	□ A8
06 □	13	28	□ A7
O5 🗆	14	27	□ A6
04 □	15	26	□ A5
O3 [16	25	□ A4
O2 [17	24	□ A3
01 🗆	18	23	□ A2
O0 [22	□ A1
OE [20	21	□ A0

PLCC Top View



Note: PLCC package pins 1 and 23 are DON'T CONNECT.





2-Megabit (128K x 16) OTP EPROM

AT27C2048

Rev. 0632C-10/98

In read mode, the AT27C2048 typically consumes 15 mA. Standby mode supply current is typically less than 10 μ A.

The AT27C2048 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and VSOP packages. The device features two-line control ($\overline{\text{CE}}$, $\overline{\text{OE}}$) to eliminate bus contention in high-speed systems.

With high density 128K word storage capability, the AT27C2048 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.


Atmel's AT27C2048 has additional features that ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 µs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry stan-

dard programming equipment to select the proper programming algorithms and voltages.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

AT27C2048

Absolute Maximum Ratings*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	2.0V to +14.0V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground	2.0V to +14.0V ⁽¹⁾

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Maximum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + Note: 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode/Pin	CE	OE	PGM	Ai	V _{PP}	Outputs
Read	V _{IL}	V_{IL}	X ⁽¹⁾	Ai	X ⁽¹⁾	D _{out}
Output Disable	Х	V _{IH}	X	Х	X	High Z
Standby	V _{IH}	X 00	Х	X	X ⁽⁵⁾	High Z
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	Ai	V _{PP}	D _{IN}
PGM Verify	V _{IL}	V _{IL}	V _{IH}	Ai	V _{PP}	D _{OUT}
PGM Inhibit	V _{IH}	Χ	X	COM. X	V _{PP}	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	X	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A16 = V_{IL}$	V _{cc}	Identification Code

- Notes: 1. X can be V_{IL} or V_{IH}.
 - 2. Refer to the Programming characteristics.
 - 3. $V_H = 12.0 \pm 0.5 V$.
 - 4. Two identifier words may be selected. All Ai inputs are held low (V_{IL}) , except A9, which is set to V_H , and A0, which is toggled low (V_{IL}) to select the Manufacturer's Identification word and high (V_{IH}) to select the Device Code word.
 - 5. Standby V_{CC} current (I_{SB}) is specified with $V_{PP} = V_{CC}$. $V_{CC} > V_{PP}$ will cause a slight increase in I_{SB} .

DC and AC Operating Conditions for Read Operation

	MAM.	ON COM	W W	WTI	Maria	
	WWW	-55	-70	-90	-12	-15
Operating	Com.	0°C - 70°C				
Temperature (Case)	Ind.	-40°C - 85°C				
V _{CC} Power Supply	-313	5V ± 10%				



DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
LI 100 Y	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$	A .100 x CO.	± 1	μА
I _{LO} 100	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{CC}$	N.100 1. CC	± 5	μΑ
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$	W.100 1.	10	μΑ
NMM.T	V (1) Standhy Cymant	$I_{SB1} (CMOS)$ $\overline{CE} = V_{CC} \pm 0.3V$	N.M. 100X	100	μΑ
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	$I_{SB2} (TTL)$ $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$	MMM.100	Y.COM.TY	mA
I _{cc}	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$	MMMin	35	mA
V _{IL}	Input Low Voltage	A CONT.	-0.6	0.8	V
V _{IH}	Input High Voltage	W. TOWN CONCIN	2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA	WWW	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4	1.100 × CC	V


Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

2. V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP}

AC Characteristics for Read Operation

	M. Ino	$O_{M_{1}}$	AT27C2048									V.CC	
W. 1001		COMIT		55	N.10	70	OM-	90	-	12	1.70	15	O_{Mr} ,
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC} ⁽³⁾	Address to Output Delay	CE = OE = V _{IL}	N	55	NW.	70	COJ	90		120	NW.	150	ns
t _{CE} ⁽²⁾	CE to Output Delay	$\overline{OE} = V_{IL}$	W	55	WW	70	Y.CU	90	N	120	MA	150	ns
t _{OE} ⁽²⁾⁽³⁾	OE to Output Delay	CE = V _{IL}	W	20	WW	30	M.C	35	W	40	MM	50	ns
t _{DF} ⁽⁴⁾⁽⁵⁾	OE or CE High to Out		TW	20	W	20	00X.	20	TW	30	WV	35	ns
t _{OH} ⁽⁴⁾	Output Hold from Add whichever occurred fir		7	N	7	WW	0	I.CO	0	N	0	WW	ns

AC Waveforms for Read Operation⁽¹⁾



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} .
- 3. $\overline{\text{OE}}$ may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels

For -55 devices only:




 t_R , $t_F < 5$ ns (10% to 90%)

For -70, -90, -12 and -15 devices:



 t_R , t_F < 20 ns (10% to 90%)

Output Test Load



Note: CL = 100 pF including jig capacitance, except for the -55 devices, where CL = 30 pF.

Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	10 OM	pF	V _{IN} = 0V
C _{OUT}	8	12	pF	V _{OUT} = 0V


Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Programming Waveforms⁽¹⁾



Notes: 1. The Input Timing Reference is 0.8V for $V_{\rm IL}$ and 2.0V for $V_{\rm IH}$.

- 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27C2048, a 0.1 μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C, \ V_{CC} = 6.5 \pm 0.25V, \ V_{PP} = 13.0 \pm 0.25V$

Units μA
NN 1 - 100 3
4. 317110
V
5 V
V.1
V
mA
mA
V

AC Programming Characteristics

	TOW.TW WY.10	OX. COM.TW	100 1 Lij	mits	
Symbol Parameter	Parameter	Test Conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address Setup Time	100Y.COM.TW WW	2	OM.TW	μs
t _{OES}	OE Setup Time	100X CONTIN WY	201	T.MO	μs
t _{DS}	Data Setup Time	Input Rise and Fall Times (10% to 90%) 20 ns	2007	.Com.TW	μs
t _{AH}	Address Hold Time	100X.CO.(LEXT)	0 100	.COM.T	μs
t _{DH}	Data Hold Time	Input Pulse Levels	2	Y.CO.	μs
t _{DFP}	OE High to Output Float Delay ⁽²⁾	0.45V to 2.4V	0	130	ns
t _{VPS}	V _{PP} Setup Time	Input Timing Reference Level	2	1001.CO	μs
t _{VCS}	V _{CC} Setup Time	0.8V to 2.0V	2	100 X.COE	μs
t _{PW}	PGM Program Pulse Width ⁽³⁾	Output Timing Reference Level	47.5	52.5	μs
t _{OE}	Data Valid from OE	0.8V to 2.0V	WW	150	ns
t _{PRT}	V _{PP} Pulse Rise Time During Programming	WWW.100Y.COM.TW	50	N. 100 Y. C	ns

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

- 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.
- 3. Program Pulse width tolerance is 50 μ sec \pm 5%.

Atmel's 27C2048 Intergrated Product Identification Code

	NWW.100X.COM TW Pins W. 100X.COM TW										
Codes	Α0	015-08	07	O 6	O5 <	04	О3	02	O1	00	Hex Data
Manufacturer	0	0	001	0	0	W11W-	11	COT	1	0	001E
Device Type	1	0.10	×100	1	1	1NN	0	CQ _N	1	1 🔊	00F7




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

Rapid Programming Algorithm

A 50 μs \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 50 μs \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 μs pulses are applied with a verification after each

pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. $V_{\rm PP}$ is then lowered to 5.0V and $V_{\rm CC}$ to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

AT27C2048

Ordering Information

t _{ACC}	COM. Ic	c (mA)	In COW.	MMM.In. W.C.	OMIT		
(ns)	Active	Standby	Ordering Code	Package	Operation Range		
55	35 TV	0.1	AT27C2048-55JC AT27C2048-55PC AT27C2048-55VC	44J 40P6 40V	Commercial (0°C to 70°C)		
NAM.	35	0.1	AT27C2048-55JI AT27C2048-55PI AT27C2048-55VI	44J 40P6 40V	Industrial (-40°C to 85°C)		
70	35 CC	0.1	AT27C2048-70JC AT27C2048-70PC AT27C2048-70VC	44J 40P6 40V	Commercial (0°C to 70°C)		
W.	35	0.1	AT27C2048-70JI AT27C2048-70PI AT27C2048-70VI	44J 40P6 40V	Industrial (-40°C to 85°C)		
90	35	0.1	AT27C2048-90JC AT27C2048-90PC AT27C2048-90VC	44J 40P6 40V	Commercial (0°C to 70°C)		
	35	0.1	AT27C2048-90JI AT27C2048-90PI AT27C2048-90VI	44J 40P6 40V	Industrial (-40°C to 85°C)		
120	35	0.1	AT27C2048-12JC AT27C2048-12PC AT27C2048-12VC	44J 40P6 40V	Commercial (0°C to 70°C)		
	35	0.1	AT27C2048-12JI AT27C2048-12PI AT27C2048-12VI	44J 40P6 40V	Industrial (-40°C to 85°C)		
150	35	WWW.100Y	AT27C2048-15JC AT27C2048-15PC AT27C2048-15VC	44J 40P6 40V	Commercial (0°C to 70°C)		
	35	W 0.1	AT27C2048-15JI AT27C2048-15PI AT27C2048-15VI	44J 40P6 40V	Industrial (-40°C to 85°C)		

Package Type		
44J	44-Lead, Plastic J-Leaded Chip Carrier (PLCC)	
40P6	40-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
40V	40-Lead, Plastic Thin Small Outline Package (VSOP) 10 x 14 mm	




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Packaging Information


44J, 44-Lead, Plastic J-Leaded Chip Carier (PLCC) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-018 AC



40P6, 40-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)

Dimensions in Inches and (Millimeters)

Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-011 AC



40V, 40-Lead, Plastic Thin Small Outline Package (TSOP)

Dimensions in Millimeters and (Inches) JEDEC OUTLINE MO-142 CA

