Features


- Fast Read Access Time 150 ns
- **Automatic Page Write Operation**
 - Internal Address and Data Latches for 64 Bytes
 - Internal Control Timer
- Fast Write Cycle Times
 - Page Write Cycle Time: 3 ms or 10 ms Maximum
 - 1 to 64-byte Page Write Operation
- Low Power Dissipation
 - 50 mA Active Current
 - 200 µA CMOS Standby Current
- Hardware and Software Data Protection
- **DATA Polling for End of Write Detection**
- High Reliability CMOS Technology
 - Endurance: 10⁴ or 10⁵ Cycles
 - Data Retention: 10 Years
- Single 5V ± 10% Supply
- **CMOS and TTL Compatible Inputs and Outputs**
- **JEDEC Approved Byte-wide Pinout**
- Full Military, Commercial, and Industrial Temperature Ranges

Description

The AT28C256 is a high-performance electrically erasable and programmable read only memory. Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than 200 µA. (continued)

Pin Configurations


Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect



CERDIP, PDIP, FLATPACK,

rop view							
4	3	1	27	26			
A6	A7	A14	WE	A13			
5	2	28	24	25			
A5	A12	VCC	A9	A8			
7	6		22	23			
A3	A4		OE	A11			
9	8		20	21			
A1	A2		CE	A10			
11	10	14	16	19			
I/O0	A0	GND	I/O4	I/O7			
12	13	15	17	18			
I/O1	I/O2	I/O3	I/O5	I/O6			

PGA



Note: PLCC package pins 1 and 17 are DON'T CONNECT.





256K (32K x 8) **Paged Parallel EEPROM**


AT28C256

Rev. 0006H-12/99

The AT28C256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA Polling of I/O₇. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28C256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

Temperature under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground	0.6V to +6.25V
All Output Voltages with Respect to Ground	0.6V to V _{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground	0.6V to +13.5V

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

AT28C256

Device Operation

READ: The AT28C256 is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either \overline{CE} or \overline{OE} is high. This dualline control gives designers flexibility in preventing bus contention in their system.

BYTE WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

PAGE WRITE: The page write operation of the AT28C256 allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 150 μ s (t_{BLC}) of the previous byte. If the t_{BLC} limit is exceeded the AT28C256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 - A14 inputs. For each \overline{WE} high to low transition during the page write operation. A6 - A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O₇. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to $\overline{\rm DATA}$ Polling the AT28C256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O₆ toggling between one and zero. Once the write has completed, I/O₆ will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

DATA PROTECTION: If precautions are not taken, inadvertent writes may occur during transitions of the host

system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28C256 in the following ways: (a) V_{CC} sense – if V_{CC} is below 3.8V (typical) the write function is inhibited; (b) V_{CC} power-on delay – once V_{CC} has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit – holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits write cycles; and (d) noise filter – pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C256. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C256 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to "Software Data Protection" algorithm). After writing the 3-byte command sequence and after $t_{\rm WC}$ the entire AT28C256 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C256. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C256 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of t_{WC} , read operations will effectively be polling operations.

DEVICE IDENTIFICATION: An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

OPTIONAL CHIP ERASE MODE: The entire device can be erased using a 6-byte software code. Please see "Software Chip Erase" application note for details.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

WWW.100Y.COM.TW

V.100Y. COM.TW		AT28C256-15	AT28C256-20	AT28C256-25	AT28C256-35
TALLOOY.	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	ST.
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	- SI
100 (Gaso)	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
V _{CC} Power Supply	TW	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

Operating Modes

Mode	CE OOY.	ŌĒ	WE	1/0
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}
Write ⁽²⁾	V _{IL}	V _{IH}	VIL 100Y	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	X 100X	High Z
Write Inhibit	X	V.CO.X	V _{IH}	I.COM.TW
Write Inhibit	X	$C^{O}V_{IL}$	X	Y.COM.TW
Output Disable	X	CV _{IH}	X	High Z
Chip Erase	V _{IL}	V _H ⁽³⁾	V _{IL}	High Z

DC Characteristics

ymbol	Parameter	Condition		Min	Max	Units
J	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC} + 1V$	V.100 T CO	M. I	10	μA
LO	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$	W.100 C	DM	10	μΑ
	V Ota wallow Owner to OMOO	OF V 0.0V4-V 4V	Com., Ind.	OMIT	200	μΑ
SB1	V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V \text{ to } V_{CC} + 1V$	Mil.	COMITY	300	μА
SB2	V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V _{CC} + 1V	WW.1007	COMITY	3	mA
CC	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA	N 1 100	COMIT	50	mA
/ _{IL}	Input Low Voltage	OOY.COM.TW	W 10	T.MOD	0.8	V
/ _{IH}	Input High Voltage	100X.CM.TW	WW.	2.0	M	V
/ _{OL}	Output Low Voltage	I _{OL} = 2.1 mA	MM	1001.	0.45	V
/ _{OH}	Output High Voltage	I _{OH} = -400 μA	MM	2.4		V


胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

AC Read Characteristics

W.1007.		AT28C256-15		AT28C256-20		AT28C256-25		AT28C256-35		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay	100 A.	150	V	200	WW.10	250	M_{II}	350	ns
t _{CE} ⁽¹⁾	CE to Output Delay	V.100X	150	LN	200	WW.1	250	$O_{M,I,J}$	350	ns
t _{OE} ⁽²⁾	OE to Output Delay	0.0	70	0	80	0	100	COOL	100	ns
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0 0	50	0	55	0	60	0	70	ns
t _{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0	OX.CO	OMO TY	N	0	N.1007	Y.00.Y	TW	ns


AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .

- 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC} .
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first ($C_L = 5 \text{ pF}$).
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load



Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. This parameter is characterized and is not 100% tested.




AC Write Characteristics


Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Setup Time	0.100	COM	ns
t _{AH}	Address Hold Time	50	COMI	ns
t _{cs}	Chip Select Setup Time	0 1.10	COMITY	ns
t _{CH}	Chip Select Hold Time	M.TW O V.1	D. CONITY	ns
t _{WP}	Write Pulse Width (WE or CE)	100	100X.COM.T	ns
t _{DS}	Data Setup Time	50	100X. COW.	ns
t _{DH} , t _{OEH}	Data, OE Hold Time	OVIII OVIII	1.100X.COM	ns
t _{DV}	Time to Data Valid	NR ⁽¹⁾	1100X.	TW

AC Write Waveforms

WE Controlled



CE Controlled




Http://www.100y.com.tw

Page Mode Characteristics

Symbol	Parameter	COM	Min	Max	Units
N.100Y	Mails Couls Time (autien applichts)	AT28C256	100 x	10	ms
t _{WC}	Write Cycle Time (option available)	AT28C256F	M. 100	3	ms
t _{AS}	Address Setup Time	OOX.COM.TW	0 100	COMITY	ns
t _{AH}	Address Hold Time		50	COMITY	ns
t _{DS}	Data Setup Time		50	ω_{V}	ns
t _{DH}	Data Hold Time	N.100Y.COM.TW	0	00X.COM.	ns
t _{WP}	Write Pulse Width	TI 100Y.CO.W.TW	100	1007.COM	ns
t _{BLC}	Byte Load Cycle Time	WI 100Y.COM.TW	MM	150	μs
t _{WPH}	Write Pulse Width High	NAME OF COME	50	M 100 Y . CO	ns


Page Mode Write Waveforms⁽¹⁾⁽²⁾



Notes: 1. A6 through A14 must specify the same page address during each high to low transition of $\overline{\text{WE}}$ (or $\overline{\text{CE}}$).

2. $\overline{\text{OE}}$ must be high only when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are both low.

Chip Erase Waveforms




 $t_S = t_H = 5 \text{ } \mu \text{sec (min.)}$ $t_W = 10 \text{ } m \text{sec (min.)}$ $V_H = 12.0 V \pm 0.5 V$






Software Data Protection Enable Algorithm⁽¹⁾




Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
 Address Format: A14 A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data are loaded.

Software Data Protection Disable Algorithm⁽¹⁾



Software Protected Write Cycle Waveforms⁽¹⁾⁽²⁾



Notes: 1. A6 through A14 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

2. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

Http://www. 100y. com. tw


Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH} 100 Y	Data Hold Time	0	COM.	-33	ns
t _{OEH}	OE Hold Time	0 1.1	COM	T	ns
t _{OE}	OE to Output Delay ⁽²⁾	WW.	001.	1.1.	ns
t _{WR}	Write Recovery Time	0	1007.	M.TW	ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics".

Data Polling Waveforms




Toggle Bit Characteristics(1)

Symbol	Parameter	COV	lin	Тур	Max	Units
t _{DH}	Data Hold Time	Jun C.	10	W	MMM.To	ns
t _{OEH}	OE Hold Time	N.100	10	CVV	MMMT	ns
t _{OE}	OE to Output Delay ⁽²⁾	W.100	CO_{M}	. I	WWW.	ns
t _{OEHP}	OE High Pulse	VW.100 1	50	T.I.	WWW	ns
t _{WR}	Write Recovery Time	WW.100	0	Will		ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics".

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾



Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.


- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 Http://www. 100y. com. tw


WWW.100Y.COM.TW NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



WWW.1

Http://www. 100y. com. tw

Ordering Information⁽²⁾

t _{ACC} (ns)	I _{CC} (mA)			W 1 100 Y	OMITW
	Active	Standby	Ordering Code	Package	Operation Range
150	50	0.2	AT28C256(E,F)-15JC	32J	Commercial
	COM		AT28C256(E,F)-15PC	28P6	(0°C to 70°C)
	1.00	IN	AT28C256(E,F)-15SC	28S	
	VY.COM	WT	AT28C256(E,F)-15TC	28T	
	CON	CVN	AT28C256(E,F)-15JI	32J	Industrial
	00 2	M.T.	AT28C256(E,F)-15PI	28P6	(-40°C to 85°C)
	1007.0	MILW	AT28C256(E,F)-15SI	28S	
	. TOUX C	WTY	AT28C256(E,F)-15TI	28T	
	50	0.3	AT28C256(E,F)-15DM/883	28D6	Military/883C
	W.100	COM.	AT28C256(E,F)-15FM/883	28F	Class B, Fully Compliant
	1007	T.Mo-	AT28C256(E,F)-15LM/883	32L	(-55°C to 125°C)
	111.	CONTRACT	AT28C256(E,F)-15UM/883	28U	
200	50	0.2	AT28C256(E,F)-20JC	32J	Commercial
	WW.10	-1 COM.	AT28C256(E,F)-20PC	28P6	(0°C to 70°C)
	N 11	101.	AT28C256(E,F)-20SC	28S	
	M. M. M.	ON.CO.	AT28C256(E,F)-20TC	28T	
	WWW.	CO.	AT28C256(E,F)-20JI	32J	Industrial
		.100 - CO	AT28C256(E,F)-20PI	28P6	(-40°C to 85°C)
		V.100 Y.	AT28C256(E,F)-20SI	28S	
	MM	100X.C	AT28C256(E,F)-20TI	28T	
	50	0.3	AT28C256(E,F)-20DM/883	28D6	Military/883C
		MM:Too	AT28C256(E,F)-20FM/883	28F	Class B, Fully Compliant
		100 r	AT28C256(E,F)-20LM/883	32L	(-55°C to 125°C)
	V	100	AT28C256(E,F)-20UM/883	28U	

	AT28C256(E,F)-20UM/883 28U
	TWO
	Package Type
28D6	28-lead, 0.600" Wide, Non-windowed, Ceramic Dual Inline Package (Cerdip)
28F	28-lead, Non-windowed, Ceramic Bottom-brazed Flat Package (Flatpack)
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)
32L	32-pad, Non-windowed, Ceramic Leadless Chip Carrier (LCC)
28P6	28-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
28\$	28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)
28T	28-lead, Plastic Thin Small Outline Package (TSOP)
28U	28-pin, Ceramic Pin Grid Array (PGA)
W	Die Die
	Options
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms
E	High Endurance Option: Endurance = 100K Write Cycles
F	Fast Write Option: Write Time = 3 ms





WWW.100Y.COM.TW WWW.100Y.COM.TW 10Y.COM.TW

		nation ⁽²⁾	N VI TION CONTEN	WWW.	
t _{ACC} (ns)	Active	Standby	Ordering Code	Package	Operation Range
250	50	0.2	AT28C256(E,F)-25JC	32J	Commercial
	TM		AT28C256(E,F)-25PC	28P6	(0°C to 70°C)
	Y.COM	W	AT28C256-W	DIE	ON.TW
	ON.COM.	TW	AT28C256(E,F)-25JI	32J	Industrial
	T CON	. 1	AT28C256(E,F)-25PI	28P6	(-40°C to 85°C)
	50	0.3	AT28C256(E,F)-25DM/883	28D6	Military/883C
	1007.00	WILL	AT28C256(E,F)-25FM/883	28F	Class B, Fully Compliant
	. COV.CO) Na	AT28C256(E,F)-25LM/883	32L	(-55°C to 125°C)
	1.100 - C	OM.	AT28C256(E,F)-25UM/883	28U	N. T. COM.
	W.100Y.	OM.TW	AT28C256(E,F)-35UM/883	28U	W.100 COM.
150 ⁽³⁾	50	0.35	5962-88525 16 UX	28U	Military/883C
	111.	COM	5962-88525 16 XX	28D6	Class B, Fully Compliant
	MM.100	COM.	5962-88525 16 YX	32L	(-55°C to 125°C)
	1 100	M.M.	5962-88525 16 ZX	28F	MAN JOAN COM.
	NN 1	OY.C	5962-88525 15 UX	28U	Military/883C
	MMM	OUX.CO	5962-88525 15 XX	28D6	Class B, Fully Compliant
	WW.	ON CON	5962-88525 15 YX	32L	(-55°C to 125°C)
		1001.	5962-88525 15 ZX	28F	LIMM. Too COM.
	MM	100Y.	5962-88525 14 UX	28U	Military/883C
	WW	Y. JOOY.C.	5962-88525 14 XX	28D6	Class B, Fully Compliant
	TV To	M.Io	5962-88525 14 YX	32L	(-55°C to 125°C)
	1/1/	17N.100 1.	5962-88525 14 ZX	28F	TANN.100 CO

	Package Type					
28D6	28-lead, 0.600" Wide, Non-windowed, Ceramic Dual Inline Package (Cerdip)					
28F	28-lead, Non-windowed, Ceramic Bottom-brazed Flat Package (Flatpack)					
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)					
32L	32-pad, Non-windowed, Ceramic Leadless Chip Carrier (LCC)					
28P6	28-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
28U	28-pin, Ceramic Pin Grid Array (PGA)					
W	Die Die					
	Options					
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms					
E	High Endurance Option: Endurance = 100K Write Cycles					
F	Fast Write Option: Write Time = 3 ms					

WWW.100Y.COM.TW

WWW.100Y.COM.TW

AT28C256

Http://www.100y.com.tw

Ordering Information⁽²⁾

t _{ACC}	I _{CC} (mA)		NA TOOY CO. TW	MM. 1001.	WI.IW
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150 ⁽³⁾	50	0.35	5962-88525 08 UX 5962-88525 08 XX 5962-88525 08 YX 5962-88525 08 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
	100X.COM	M.TW M.TW	5962-88525 07 UX 5962-88525 07 XX 5962-88525 07 YX 5962-88525 07 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
	AAN.100X.C	COM.TW	5962-88525 06 UX 5962-88525 06 XX 5962-88525 06 YX 5962-88525 06 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200 ⁽³⁾	50	0.35	5962-88525 12 UX 5962-88525 12 XX 5962-88525 12 YX 5962-88525 12 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
	50	0.35	5962-88525 04 UX 5962-88525 04 XX 5962-88525 04 YX 5962-88525 04 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250 ⁽³⁾	50	0.35	5962-88525 13 UX 5962-88525 13 XX 5962-88525 13 YX 5962-88525 13 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
		WWW.100 WWW.100	5962-88525 11 UX 5962-88525 11 XX 5962-88525 11 YX 5962-88525 11 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)

	WWW.100X.COW.TW WWW.100X.COW.TW WWW.100X				
	Package Type				
28D6	28-lead, 0.600" Wide, Non-windowed, Ceramic Dual Inline Package (Cerdip)				
28F	28-lead, Non-windowed, Ceramic Bottom-brazed Flat Package (Flatpack)				
32L	32-pad, Non-windowed, Ceramic Leadless Chip Carrier (LCC)				
28U	28-pin, Ceramic Pin Grid Array (PGA)				
W	Die				
	Options				
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms				
E	High Endurance Option: Endurance = 100K Write Cycles				
F	Fast Write Option: Write Time = 3 ms				



WWW.100Y.COM.



Ordering Information⁽²⁾

t _{ACC} (ns)	I _{CC} (mA)		WW. 100X	WW. 100X.	MITH
	Active	Standby	Ordering Code	Package	Operation Range
250	50	0.35	5962-88525 05 UX	28U	Military/883C
	T.Mo-		5962-88525 05 XX	28D6	Class B, Fully Compliant
	Y.Com	TW	5962-88525 05 YX	32L	(-55°C to 125°C)
	COM.	TW	5962-88525 05 ZX	28F	NY.CO. TW
	CON		5962-88525 03 UX	28U	Military/883C
	001.	M.T.W	5962-88525 03 XX	28D6	Class B, Fully Compliant
	100 Y.CO	WILL	5962-88525 03 YX	32L	(-55°C to 125°C)
	. To ov. C	DIA.	5962-88525 03 ZX	28F	-100Y.COTTW
300	50	0.35	5962-88525 10 UX	28U	Military/883C
	1000	OM.T.	5962-88525 10 XX	28D6	Class B, Fully Compliant
	1007	TY	5962-88525 10 YX	32L	(-55°C to 125°C)
	111.10	COM	5962-88525 10 ZX	28F	T. 100Y.CO.T.TW
	50	0.35	5962-88525 02 UX	28U	Military/883C
	1 100 100	COM!	5962-88525 02 XX	28D6	Class B, Fully Compliant
	MM	OX.CO	5962-88525 02 YX	32L	(-55°C to 125°C)
	MMM	ON.COM	5962-88525 02 ZX	28F	WWW. 100Y. CONT.
350	50	0.35	5962-88525 09 UX	28U	Military/883C
		100 1.	5962-88525 09 XX	28D6	Class B, Fully Compliant
	MM	100X.	5962-88525 09 YX	32L	(-55°C to 125°C)
	WW	V. SONY.CI	5962-88525 09 ZX	28F	WW. 100X.Co
	50	0.35	5962-88525 01 UX	28U	Military/883C
	111	VIV.100 1	5962-88525 01 XX	28D6	Class B, Fully Compliant
		1007	5962-88525 01 YX	32L	(-55°C to 125°C)
	*	MM.	5962-88525 01 ZX	28F	MM 100X.C.

- Notes: 1. Electrical specifications for these speeds are defined by Standard Microcircuit Drawing 5962-88525.
 - 2. See "Valid Part Numbers" table below.
 - 3. SMD specifies Software Data Protection feature for device type, although Atmel product supplied to *every* device type in the SMD is 100% tested for this feature. SMD is 100% tested for this feature.

	Package Type			
28D6	28-lead, 0.600" Wide, Non-windowed, Ceramic Dual Inline Package (Cerdip)			
28F	28-lead, Non-windowed, Ceramic Bottom-brazed Flat Package (Flatpack)			
32L	32-pad, Non-windowed, Ceramic Leadless Chip Carrier (LCC)			
28U	28-pin, Ceramic Pin Grid Array (PGA)			
W	Die			
	Options			
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms			
Е	High Endurance Option: Endurance = 100K Write Cycles			
F	Fast Write Option: Write Time = 3 ms			

AT28C256

WWW.100X.

WWW.100Y.COM.T

100Y.COM.TW

Valid Part Numbers

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C256	15	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256E	15	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256F	TW 15	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256	20	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256E	20	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256F	20	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256	25	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256E	25	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256F	25	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256	COZVII	W WWW. COM WWW. COM. TW

WWW.100Y.COM.TW

WWW.1007.C

Die Products


Reference Section: Parallel EEPROM Die Products






Packaging Information


28D6, 28-lead, 0.600" Wide, Non-windowed Ceramic Dual Inline Package (Cerdip) Dimensions in Inches and (Millimeters) MIL-STD-1835 D-10 CONFIG A



28F, 28-lead, Non-windowed, Ceramic Bottombrazed Flat Package (Flatpack) Dimensions in Inches and (Millimeters) MIL-STD-1835 F-12 CONFIG B



32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-016 AE



32L, 32-pad, Non-windowed, Ceramic Leadless Chip Carrier (LCC)

.045(1.14)

.026(.660)


Dimensions in Inches and (Millimeters)
MIL-STD-1835 C-12

.077(1.96)

.043(1.09)

.286(7.26)


.274(6.96)



Packaging Information


28P6, 28-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)

Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-011 AB




28S, 28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)

Dimensions in Inches and (Millimeters)



28T, 28-lead, Plastic Thin Small Outline Package (TSOP)

Dimensions in Millimeters and (Inches)*



28U, 28-pin, Ceramic Pin Grid Array (PGA) Dimensions in Inches and (Millimeters)

