#### Features

- Fast Read Access Time 70 ns
- 5-Volt Only Reprogramming
- Sector Program Operation
  - Single Cycle Reprogram (Erase and Program)
  - 1024 Sectors (128 bytes/sector)
  - Internal Address and Data Latches for 128 Bytes
- Two 8K Bytes Boot Blocks with Lockout
- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation
  - 50 mA Active Current
- 100 µA CMOS Standby Current
- Typical Endurance > 10,000 Cycles
- Single 5V  $\pm$  10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

#### Description


The AT29C010A is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A. The device endurance is such that any sector can typically be written to in excess of 10,000 times. *(continued)* 

## **Pin Configurations**

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect







D	IP Top \	/iew
NC 🗆	1	32 🗆 VCC
A16 🗆	2	31 🗆 WE
A15 🗆	3	30 🗆 NC
A12 🗆	4	29 🗆 A14
A7 🗆	5	28 🗆 A13
A6 🗆	6	27 🗆 A8
A5 🗆	7	26 🗆 A9
A4 🗆	8	25 🗆 A11
A3 🗆	9	24 🗆 OE
A2 🗆	10	23 🗆 A10
A1 🗆	11	22 🗆 CE
A0 🗆	12	21 🗆 1/07
I/O0 🗆	13	20 🗆 1/06
I/01 🗆	14	19 🗆 I/O5
I/O2	15	18 🗆 I/O4
GND 🗆	16	17 🗆 1/03
	00 Tan	View
PL	.CC Top	view
N	5 0 0 0 O	IIII CI
P1	A15 A16 NC	MZ
4	0 7 N O	
A7 🗆 5	32 0 2 32 32	<sup>™</sup> <sup>∞</sup> <sup>29</sup> □ A14
A6 🗆 6		28 🗆 A13
A5 🗆 7		27 🗆 A8

AU L	0						~	<b>u</b>	-	~ '	J
A5 🗆	7						2	7		A8	
A4 🗆	8						2	6		A9	
A3 🗆	9						2	5		A1	1
A2 🗆	10						2	4		ŌĒ	í.
A1 🗆	11						2	3		A1	0
A0 🗆	12						2	2		CE	
I/O0 🗆	13		9	~	ω	6	<sub>2</sub>	1		I/C	17
	-		÷	÷	÷	÷	20				
	5	2	₽	33	/04	/05	/06				
	Ć	102	GND	1/03	R	2	Ϋ́				





1-Megabit (128K x 8) 5-volt Only Flash Memory

## AT29C010A


Rev. 0394B-10/98



To allow for simple in-system reprogrammability, the AT29C010A does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C010A is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

#### **Block Diagram**



#### **Device Operation**

**READ:** The AT29C010A is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

**BYTE LOAD:** Byte loads are used to enter the 128 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

**PROGRAM:** The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. The data in any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously

programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150  $\mu$ s of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150  $\mu$ s of the last low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of t<sub>WC</sub>, a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C010A. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. The 128 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent programs to the AT29C010A in the following ways: (a)  $V_{CC}$  sense—if  $V_{CC}$  is below 3.8V (typical), the program function is inhibited; (b)  $V_{CC}$  power on

AT29C010A

delay—once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 5 ms (typical) before programming; (c) Program inhibit—holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or WE high inhibits program cycles; and (d) Noise filter—pulses of less than 15 ns (typical) on the WE or  $\overline{CE}$  inputs will not initiate a program cycle.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

**DATA POLLING:** The AT29C010A features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

**TOGGLE BIT:** In addition to DATA polling the AT29C010A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

**BOOT BLOCK PROGRAMMING LOCKOUT:** The AT29C010A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 8K memory sections are referred to as *boot blocks*. Secure code which will bring up a system can be contained in a boot block. The AT29C010A blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

**BOOT BLOCK LOCKOUT DETECTION:** A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002 will show if programming the lower address boot block is locked out while reading location FFFF2 will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

#### **Absolute Maximum Ratings\***

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground	-0.6V to +6.25V
All Output Voltages vith Respect to Ground0.6	V to V <sub>CC</sub> + 0.6V
Voltage on OE with Respect to Ground	-0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





5. See details under Software Product Identification

Entry/Exit.

# WWW.100Y.COM.TW DC and AC Operating Range

N.100Y.COM.TW		AT29C010A-70	AT29C010A-90	AT29C010A-12	AT29C010A-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	W.1001. COM.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	N 1	5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

## Operating Modes

Mode	CE	OE	WE	Ai Ai	I/O
Read	V <sub>IL</sub>	VIL	VIH	Ai	D <sub>OUT</sub>
Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	VIL	Ai	D <sub>IN</sub>
5V Chip Erase	V <sub>IL</sub>	V <sub>IH</sub> 📢	VIL	Ai	1001. COM.TW
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	X	X.COMMUN X	High Z
Program Inhibit	X	X	V <sub>IH</sub>	OX.COM. IN WWW	TIDOY.COM.TW
Program Inhibit	X	VIL	X	MW.COMMIN	M. MON.COMTIN
Output Disable	X	V <sub>IH</sub>	X	WW WY	High Z
Product Identification	NON CON	Wm	WWW	.LOON.COM. TW W	WY COM
Hardwara	COl			A1 - A16 = $V_{IL}$ , A9 = $V_{H}$ , <sup>(3)</sup> A0 = $V_{IL}$	Manufacturer Code <sup>(4)</sup>
Hardware	100V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A1 - A16 = $V_{IL}$ , A9 = $V_{H}$ , <sup>(3)</sup> A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Cotturara(5)	W.100 1. C	OM. I		$A0 = V_{IL}$	Manufacturer Code <sup>(4)</sup>
Software <sup>(5)</sup>	W.100X.C	-OM.TV		$A0 = V_{IH}$	Device Code <sup>(4)</sup>

2. Refer to AC Programming Waveforms.

3.  $V_{\rm H} = 12.0V \pm 0.5V$ .

## **DC Characteristics**


Symbol Condition Parameter Min Max Units  $V_{IN} = 0V$  to  $V_{CC}$  $I_{LI}$ Input Load Current 10 μΑ μΑ  $I_{LO}$ **Output Leakage Current**  $V_{I/O} = 0V$  to  $V_{CC}$ 10 0° - 40°C 30 μΑ V<sub>CC</sub> Standby Current CMOS  $\overline{CE} = V_{CC} - 0.3V$  to  $V_{CC}$ Com. 100 μA  $I_{SB1}$ Ind. 300 μΑ  $\overline{CE} = 2.0V$  to  $V_{CC}$ 3 V<sub>CC</sub> Standby Current TTL mΑ I<sub>SB2</sub> V<sub>CC</sub> Active Current  $f = 5 MHz; I_{OUT} = 0 mA$ 50 mΑ I<sub>CC</sub> 0.8 V  $V_{IL}$ Input Low Voltage VIH Input High Voltage 2.0 V 0.45 V<sub>OL</sub> **Output Low Voltage**  $I_{01} = 2.1 \text{ mA}$ V I<sub>OH</sub> = -400 μA V **Output High Voltage** 2.4 V<sub>OH1</sub>  $V_{OH2}$  $I_{OH}$  = -100  $\mu A; V_{CC}$  = 4.5V 4.2 V **Output High Voltage CMOS** 

# AT29C010A

## **AC Read Characteristics**

	CON'T MANNIN	AT29C	010A-70	AT29C0	010A-90	AT29C0	010A-12	AT29C0	10A-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay	100 1.	70		90	A.M. 100	120	N. T.	150	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay	N.100 r.	70		90	WW.10	120	M	150	ns
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	35	0	40	0	50	0 0	70	ns
t <sub>DF</sub> <sup>(3)(4)</sup>	CE or OE to Output Float	0 0	25	0	25	0	30	0	40	ns
t <sub>OH</sub>	Output Hold from OE, CE or Address, whichever occurred first	0.1	OY.CO	0	J	0	A.100 T.	CO	TW	ns

## AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




- $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ . Notes: 1.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> t<sub>OE</sub> after an address change 2. without impact on t<sub>ACC</sub>.

1.3K

- $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5 pF). 3.
- This parameter is characterized and is not 100% tested. 4.

#### Input Test Waveforms and **Measurement Level**




#### Output Test Load 70 ns 5.0V 1.8K

PIN

30 pF

OUTPUT





## **Pin Capacitance**

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






## WWW.100Y.COM.TW WT.MO: **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Set-up Time	0100	COM.	ns
t <sub>AH</sub>	Address Hold Time	50	COM.1	ns
t <sub>cs</sub>	Chip Select Set-up Time	0	COM.TY	ns
t <sub>CH</sub>	Chip Select Hold Time	0	OWI COM.TY	ns
t <sub>WP</sub>	Write Pulse Width (WE or CE)	90	1001. COM.TV	ns
t <sub>DS</sub>	Data Set-up Time	35	1.1001. COM.T	ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time	0	N.100Y.COM.	ns
t <sub>WPH</sub>	Write Pulse Width High	100	100Y.	ns

## **AC Byte Load Waveforms**

#### **WE** Controlled



#### **CE** Controlled




## AT29C010A

## **Program Cycle Characteristics**

n Cycle Characteristics	WW.100Y.C		
Parameter	Min	Max	Units
Write Cycle Time	WW.100	10	ms
Address Set-up Time	0.100	COMIN	ns
Address Hold Time	50	OT. COM.TY	ns
Data Set-up Time	35	ODI.COM.TV	ns
Data Hold Time	0	100Y. COM.TV	ns
Write Pulse Width	90	100Y. CONT.	ns
Byte Load Cycle Time	MM.	150	μs
Write Pulse Width High	100	N.100Y.COM	ns
	Write Cycle Time   Address Set-up Time   Address Hold Time   Data Set-up Time   Data Hold Time   Write Pulse Width   Byte Load Cycle Time	ParameterMinWrite Cycle Time0Address Set-up Time0Address Hold Time50Data Set-up Time35Data Hold Time0Write Pulse Width90Byte Load Cycle Time	ParameterMinMaxWrite Cycle Time10Address Set-up Time0Address Hold Time50Data Set-up Time35Data Hold Time0Write Pulse Width90Byte Load Cycle Time150

## Program Cycle Waveforms<sup>(1)(2)(3)</sup>



A7 through A16 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). Notes: 1.

2.  $\overline{\text{OE}}$  must be high when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.


All bytes that are not loaded within the sector being programmed will be indeterminate. 3. WWW.100Y.COM.T






Software Data Protection Enable Algorithm<sup>(1)</sup>





## Software Protected Program Cycle Waveform<sup>(1)(2)(3)</sup>



- A7 through A16 must specify the sector address during each high to low transition of WE (or CE) after the software code Notes: 1. has been entered.
  - $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low. 2.
  - 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

## AT29C010A

1.

2.

3.

4.


## AT29C010A

## Data Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10	COM.		ns
t <sub>OEH</sub>	OE Hold Time	10	O 1.COM		ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>	WW.	001.00	1.1	ns
t <sub>WR</sub>	Write Recovery Time	0	1001.0	MIT	ns

2. See t<sub>OE</sub> spec in AC Read Characteristics.


#### **Data Polling Waveforms**



## **Toggle Bit Characteristics**<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10	N.	WWW.Io.	ns
t <sub>OEH</sub>	OE Hold Time	10	1.	WWW.I	ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>	WWW.1002 CC	M.L	WWW.	ns
t <sub>OEHP</sub>	OE High Pulse	150	011.1	WWW	ns
t <sub>WR</sub>	Write Recovery Time	1000	OMIT		ns

## Toggle Bit Waveforms<sup>(1)(2)(3)</sup>




- 1. Toggling either OE or CE or both OE and CE will operate toggle bit. Note:
  - 2. Beginning and ending state of I/O6 will vary.
  - 3. Any address location may be used but the address should not vary.






勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw



MODE<sup>(2)(3)(5)</sup>


## Software Product Identification Exit<sup>(1)</sup>



Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. A1 A15 =  $V_{IL}$ . Manufacturer Code is read for A0 =  $V_{IL}$ ; Device Code is read for A0 =  $V_{IH}$ .
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code is 1F. The Device Code is D5.







Notes for boot block lockout feature enable:

- Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.







35

**TEMPERATURE (C)** 

65

95

125

WWW.100Y.COM.TW

OM.

5

-25

-55

1.4

1.1

WWW

N

0 1.3

R

M

Α 1.2

42

Т


Ζ

Е

D 10

Т 0.9 С

С 0.8



Http://www. 100y. com. tw NORMALIZED SUPPLY CURRENT vs. TEMPERATURE

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787



# Ordering Information

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		100Y. OM.TW	N 1001.	
	Active	Standby	Ordering Code	Package	Operation Range
70	50	0.1	AT29C010A-70JC AT29C010A-70PC AT29C010A-70TC	32J 32P6 32T	Commercial (0° to 70°C)
90	50	0.1	AT29C010A-90JC AT29C010A-90PC AT29C010A-90TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C010A-90JI AT29C010A-90PI AT29C010A-90TI	32J 32P6 32T	Industrial (-40° to 85°C)
120	50	0.1	AT29C010A-12JC AT29C010A-12PC AT29C010A-12TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C010A-12JI AT29C010A-12PI AT29C010A-12TI	32J 32P6 32T	Industrial (-40° to 85°C)
150	50	0.1	AT29C010A-15JC AT29C010A-15PC AT29C010A-15TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C010A-15JI AT29C010A-15PI AT29C010A-15TI	32J 32P6 32T	Industrial (-40° to 85°C)

	Package Type				
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)				
32P6	32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
32T	32-Lead, Thin Small Outline Package (TSOP)				

# AT29C010A

## **Packaging Information**

