Features

- Fast Read Access Time 70 ns
- 5-volt Only Reprogramming
- Sector Program Operation
 - Single Cycle Reprogram (Erase and Program)
 - 1024 Sectors (128 Bytes/sector)
 - Internal Address and Data Latches for 128 Bytes
- Two 8K Bytes Boot Blocks with Lockout
- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation
 - 50 mA Active Current
 - 100 µA CMOS Standby Current
- Typical Endurance > 10,000 Cycles
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges


Description

The AT29C010A is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is

Pin Configurations

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect


TSOP Top View Type 1



DIP Top View

			-7
NC 🗆	1	32	□ vcc
A16 □	2	31	□WE
A15 □	3	30	□ NC
A12 🗆	4	29	□ A14
A7 🗆	5	28	□ A13
A6 □	6	27	□ A8
A5 □	7	26	□ A9
A4 □	8	25	□ A11
A3 □	9	24	□ ŌĒ
A2 □	10	23	□ A10
A1 □	11	22	□ CE
A0 □	12	21	1/07
I/O0 [13	20	□ I/O6
I/O1 [14	19	□ I/O5
I/O2 [15	18	□ 1/04
GND [16	17	□ I/O3
4 '			

PLCC Top View





1-megabit (128K x 8) 5-volt Only Flash Memory

AT29C010A

Rev. 0394F-FLASH-02/03






less than 100 μ A. The device endurance is such that any sector can typically be written to in excess of 10,000 times.

To allow for simple in-system reprogrammability, the AT29C010A does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C010A is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by \overline{DATA} polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

Block Diagram



Device Operation

READ: The AT29C010A is accessed like an EPROM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 128 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the $\overline{\text{WE}}$ or $\overline{\text{CE}}$ input with $\overline{\text{CE}}$ or $\overline{\text{WE}}$ low (respectively) and $\overline{\text{OE}}$ high. The address is latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$.

PROGRAM: The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. The data in any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on $\overline{\text{WE}}$ (or $\overline{\text{CE}}$) within 150 μ s of the low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address.

AT29C010A

The sector address must be valid during each high to low transition of $\overline{\text{WE}}$ (or $\overline{\text{CE}}$). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of t_{WC} , a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C010A. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of t_{WC} , a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the $\overline{\text{WE}}$ or $\overline{\text{CE}}$ input with $\overline{\text{CE}}$ or $\overline{\text{WE}}$ low (respectively) and $\overline{\text{OE}}$ high. The address is latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$. The 128 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C010A in the following ways: (a) V_{CC} sense – if V_{CC} is below 3.8V (typical), the program function is inhibited; (b) V_{CC} power on delay – once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 5 ms (typical) before programming; (c) Program inhibit – holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles; and (d) Noise filter—pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C010A features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.





TOGGLE BIT: In addition to DATA polling the AT29C010A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODE: The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29C010A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 8K memory sections are referred to as *boot blocks*. Secure code which will bring up a system can be contained in a boot block. The AT29C010A blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002 will show if programming the lower address boot block is locked out while reading location 1FFF2 will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

Absolute Maximum Ratings*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground	0.6V to +6.25V
All Output Voltages with Respect to Ground	0.6V to V _{CC} + 0.6V
Voltage on OE with Respect to Ground	0.6V to +13.5V

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Http://www.100y.com.tw

AT29C010A

DC and AC Operating Range

100Y.CO.TW	MM	AT29C010A-70	AT29C010A-90	AT29C010A-12	AT29C010A-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply	NN WIN	5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

Note: Not recommended for New Designs.

Operating Modes

Mode (1-1)	CE	ŌĒ	WE C	ONI. THE ALL WAY	1/0
Read	V _{IL}	V _{IL}	V _{IH}	ON AI WWW.	D _{OUT}
Program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	COM. AI WWW.	D _{IN}
5V Chip Erase	V _{IL}	V_{IH}	$V_{\rm IL}$	COM. AI WWW.Idd	W.COM.
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	X	A COM. X X XXXXX	High Z
Program Inhibit	X	Х	V _{IH}	S COM. IT SWW.I	ON COM.
Program Inhibit	X	V_{IL}	X	OUT. COMITY	Inn COM. I.M
Output Disable	X	V _{IH}	X	TOO TOW IN	High Z
Product Identification	MON.	TW	W	TOOX. COM. IV	W.100 Y. COM. I
Hardware	V _{IL}	V _{IL}	V _{IH}	A1 - A16 = V_{IL} , A9 = V_{H} , (3) A0 = V_{IL}	Manufacturer Code ⁽⁴⁾
	100 X.CO.		MM	A1 - A16 = V _{IL} , A9 = V _H , (3) A0 = V _{IH}	Device Code ⁽⁴⁾
Software ⁽⁵⁾	11001.00	WIIMO	41/	$A0 = V_{IL}$	Manufacturer Code ⁽⁴⁾
MM	100 Y.C	WIM	N	$A0 = V_{IH}$	Device Code ⁽⁴⁾

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to AC Programming Waveforms.

-. Ivianutacturer Code: 1F, Device Code: D5.
5. See details under Software Product Identification Entry/Exit.

DC Characteristics

Symbol	Parameter	Condition	N V 100 Y	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}	WW. 100	T.M.T	10	μА
I _{LO}	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$	WW TN 10	N.COM.	10	μА
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}}$	0° - 40°C	001.COM	30	μА
	MMI	100Y.COM	Com.	1001.00	100	μА
	WW	V.100Y.COMP.TW	Ind.	1007.Co.	300	μА
I _{SB2}	V _{CC} Standby Current TTL	CE = 2.0V to V _{CC}	MM		3	mA
I _{cc}	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA			50	mA
V _{IL}	Input Low Voltage	MM.roox.COM.			0.8	V
V _{IH}	Input High Voltage	MW.In		2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.45	V
V _{OH1}	Output High Voltage	I _{OH} = -400 μA		2.4		V
V _{OH2}	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5V$		4.2		V






AC Read Characteristics

	WILLIAM WIN	AT29C010A-70		AT29C010A-90		AT29C010A-12		AT29C010A-15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay	100 Y.C	70	N	90	100	120	TT.	150	ns
t _{CE} ⁽¹⁾	CE to Output Delay	TOOY.	70	LM.	90	10	120	MIN	150	ns
t _{OE} ⁽²⁾	OE to Output Delay	0	35	0	40 🕥	0	50	0	70	ns
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	25	0	25	0	30	0	40	ns
t _{OH}	Output Hold from OE, CE or Address, whichever occurred first	0	OY.CO	0 1	T	0	V.100X	OM	LA)	ns

AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




Notes:

- 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
- 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} or by t_{ACC} t_{OE} after an address change WWW.100Y.COM.T without impact on t_{ACC} .


 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (CL = 5 pF).
- WWW.100Y.COM.TW
- 4. This parameter is characterized and is not 100% tested.

Http://www. 100y. com. tw

Input Test Waveforms and Measurement Level



WWW.100Y.COM.TW **Output Test Load** WWW.100Y.COM.TW



Pin Capacitance

Symbol	Тур	Max	Units	Conditions
P _{IN}	4,007.00	6	pF	$V_{IN} = 0V$
OUT	8	12	pF	$V_{OUT} = 0V$

1. This parameter is canharacterized and is not 100% tested. Note: WWW.100Y.COM.TW




Http://www.100y.com.tw

AC Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Set-up Time	0 100	COMITY	ns
t _{AH}	Address Hold Time	50	COMITM	ns
t _{CS}	Chip Select Set-up Time	0 100	COMITW	ns
t _{CH}	Chip Select Hold Time	0 10	D.COM.TW	ns
t _{WP}	Write Pulse Width (WE or CE)	90	OOY.COM.TV	ns
t _{DS}	Data Set-up Time	35	OOY.COM.T	ns
t _{DH} , t _{OEH}	Data, $\overline{\text{OE}}$ Hold Time	0	100X.CO.	ns
t _{WPH}	Write Pulse Width High	100	1100X.CO	ns ns

AC Byte Load Waveforms

WE Controlled




CE Controlled



Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
t _{wc}	Write Cycle Time	MAN 1007.	10	ms
t _{AS}	Address Set-up Time	0 100	WT.MOD	ns
t _{AH}	Address Hold Time	50	Y.COM.TW	ns
t _{DS}	Data Set-up Time	35		ns
t _{DH}	Data Hold Time	0	OOY.COM.T	ns
t _{WP}	Write Pulse Width	90		ns
t _{BLC}	Byte Load Cycle Time	MMM	150	μs
t _{WPH}	Write Pulse Width High	100	TOON.COM	ns ns

Program Cycle Waveforms⁽¹⁾⁽²⁾⁽³⁾




Notes: 1. A7 through A16 must specify the sector address during each high to low transition of WE (or CE).

- 2. OE must be high when WE and CE are both low.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.






Software Data Protection Enable Algorithm⁽¹⁾




Notes:

- Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- Data Protect state will be activated at end of program cycle.
- Data Protect state will be deactivated at end of program period.
- 4. 128 bytes of data MUST BE loaded.

Software Data Protection Disable Algorithm⁽¹⁾



Software Protected Program Cycle Waveform (1)(2)(3)



Notes:

- 1. A7 through A16 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 2. \overline{OE} must be high when \overline{WE} and \overline{CE} are both low.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

Http://www. 100y. com. tw

AT29C010A


Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10	A COM.		ns
t _{OEH}	OE Hold Time	10	N COM		ns
t _{OE}	OE to Output Delay ⁽²⁾	WWW.1	ON TOO	N. I.	ns
t _{WR}	Write Recovery Time	0	100 x.	W.I.	ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics(1)

Symbol	Parameter	W.100 1	Min	Тур	Max	Units
t _{DH}	Data Hold Time	W.100	10	- 1	W.100	ns
t _{OEH}	OE Hold Time	W.100	10	NY .	W.10	ns
t _{OE}	ŌĒ to Output Delay ⁽²⁾	10°	MOD	IN	W TWI	ns
t _{OEHP}	OE High Pulse	1111	150	I.TW	W. T. W.	10 ns
t _{WR}	Write Recovery Time	MM	1000	M.T.W	N.V.	ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






Software Product Identification Entry⁽¹⁾




Software Product Identification Exit⁽¹⁾



- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
 - 2. A1 A15 = V_{IL} . Manufacturer Code is read for A0 = V_{IL}; Device Code is read for $A0 = V_{IH}$.
 - 3. The device does not remain in identification mode if powered down.
 - 4. The device returns to standard operation mode.
 - 5. Manufacturer Code is 1F. The Device Code is D5.


Boot Block Lockout Feature Enable Algorithm⁽¹⁾





1. Data Format: I/O7 - I/O0 (Hex); Address Format: Notes: A14 - A0 (Hex).

- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.

Http://www.100y.com.tw











Ordering Information

ACC	I _{CC} (mA)		1100X. M.TW W. 100X.		W.I.	
ns)	Active	Standby	Ordering Code	Package	Operation Range	
70 1007	50 50 COM	0.1	AT29C010A-70JC AT29C010A-70PC AT29C010A-70TC	32J 32P6 32T	Commercial (0° to 70°C)	
W.100		IN A	AT29C010A-70JI AT29C010A-70PI AT29C010A-70TI	32J 32P6 32T	Industrial (-40° to 85°C)	
90	50 100 Y CO	0.1	AT29C010A-90JC AT29C010A-90PC AT29C010A-90TC	32J 32P6 32T	Commercial (0° to 70°C)	
MM	50 C	0.3	AT29C010A-90JI AT29C010A-90PI AT29C010A-90TI	32J 32P6 32T	Industrial (-40° to 85°C)	
120	50	0.1	AT29C010A-12JC AT29C010A-12PC AT29C010A-12TC	32J 32P6 32T	Commercial (0° to 70°C)	
	50	0.3	AT29C010A-12JI AT29C010A-12PI AT29C010A-12TI	32J 32P6 32T	Industrial (-40° to 85°C)	
150	50	0.1	AT29C010A-15JC AT29C010A-15PC AT29C010A-15TC	32J 32P6 32T	Commercial (0° to 70°C)	
	50	0.3	AT29C010A-15JI AT29C010A-15PI AT29C010A-15TI	32J 32P6 32T	Industrial (-40° to 85°C)	


Not recommended for New Designs. Note: WWW.100Y.COM.T

	Package Type	
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)	
32P6	32-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
32T	32-lead, Thin Small Outline Package (TSOP)	

Http://www.100y.com.tw

Packaging Information

32J - PLCC



Notes:

- 1. This package conforms to JEDEC reference MS-016, Variation AE.
- Dimensions D1 and E1 do not include mold protrusion.
 Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	3.175	_	3.556	W.10
A1	1.524	W -	2.413	XI 1
A2	0.381	W	- 1/	Mari
D	12.319	TV	12.573	MMM
D1	11.354	-XX	11.506	Note 2
D2	9.906	$V:\overline{I}_{AA}$	10.922	77
E 10	14.859	W-TV	15.113	11/4
E1	13.894	7.7	14.046	Note 2
E2	12.471	OZ.	13.487	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е		1.270 TYF)	

10/04/01

IIILE		
32J , 32-lead, Pla	stic J-leaded Chi	ip Carrier (PLCC)


DRAWING NO.	REV.
32J	В







Http://www.100y.com.tw

32P6 - PDIP







Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion.

Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)


SYMBOL	MIN	NOM	MAX	NOTE
Α	II	_ ~	4.826	100 x
A1	0.381	_	MA	1100
DO	41.783	_	42.291	Note 1
ECO	15.240	J -	15.875	N.r.
E1	13.462		13.970	Note 1
В	0.356	_	0.559	
B1	1.041		1.651	AA .
Lov	3.048	TH	3.556	MAN A
С	0.203	- ON	0.381	
eB	15.494	V	17.526	
e 10		2.540 TYF		

09/28/01

	TITLE TOO TO THE TOTAL TO THE T	DRAWING NO.	REV.
2325 Orchard Parkwa San Jose, CA 95131	32P6, 32-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)	32P6	В

32T - TSOP

胜特力电子(深圳) 86-755-832987 Http://www.100y.com.tw



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation BD.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
A	-11	_	1.20	-10
A1	0.05	N -	0.15	M.
A2	0.95	1.00	1.05	NN^{-1}
10D	19.80	20.00	20.20	WIN
D1	18.30	18.40	18.50	Note 2
Engl	7.90	8.00	8.10	Note 2
M.T.	0.50	0.60	0.70	WW
L1	0.25 BASIC			- 1
b 1	0.17	0.22	0.27	
С	0.10	1.170	0.21	
е	100X	0.50 BASIC	<u> </u>	

10/18/01

	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	32T , 32-lead (8 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP)	32T	В

