Features

- Single Supply Voltage Range, 2.7V to 3.6V
- Single Supply for Read and Write
- Fast Read Access Time 70 ns
- Internal Program Control and Timer
- 8K Bytes Boot Block with Lockout
- Fast Erase Cycle Time 10 Seconds
- Byte-by-Byte Programming 30 µs/Byte Typical
- Hardware Data Protection
- DATA Polling for End of Program Detection
- Low Power Dissipation
 - 25 mA Active Current
 - 50 µA CMOS Standby Current
- Typical 10,000 Write Cycles

Description

The AT49BV512 is a 3-volt only, 512K Flash memories organized as 65,536 words of 8 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the devices offer access times to 70 ns with power dissipation of just 90 mW over the commercial temperature range. When the devices are deselected, the CMOS standby current is less than 50 μ A.

To allow for simple in-system reprogrammability, the AT49BV512 does not require high input voltages for programming. Three-volt only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49BV512 is performed by erasing

Pin Configurations

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
OE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect

VSOP Top View (8 x 14 mm) or TSOP Top View (8 x 20 mm) Type 1

	((
))	32 🗖 ŌE
A9 🗖 2 🗸		31 🗔 A10
A8 🖂 3		30 🗖 CE
A13 🗖 4		29 🗖 1/07
A14 🗖 5		28 🗖 1/06
NC 🗖 6		27 🗔 I/O5
WE 🗖 7		26 🗔 I/O4
VCC 🗖 8		25 🗔 I/O3
NC 🗖 9		24 🗔 GND
NC 🗖 10		23 🗖 1/02
A15 🗖 11		22 🗖 1/01
A12 🗖 12		21 🗖 1/00
A7 🗖 13		20 🗖 A0
A6 🗖 14		19 🗔 A1
A5 🖂 15		18 🗔 A2
A4 🕅 16	((17 🗖 A3
))	

DIP Top View

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

		< N •		
		$\overline{\mathbf{O}}$		
NC 🗆	1		32	D vcc
NC 🗆	2		31	
A15 🗆	3		30	
A12 🗆	4		29	🗆 A14
A7 🗆	5		28	🗆 A13
A6 🗆	6		27	🗆 A8
A5 🗆	7 🔨		26	🗆 A9
A4 🗆	8		25	🗆 A11
АЗ 🗆	9		24	
A2 🗆	10		23	🗆 A10
A1 🗆	11		22	CE
A0 🗆	12		21	1/07
I/O0 🗆	13		20	1/06
I/O1 🗆	14		19	□ I/O5
I/O2 🗆	15		18	□ I/O4
GND 🗆	16		17	□ I/O3

PLCC Top View

	1412 1] A15	NC	NC	D V C C	ME	NC		
	$\overline{4}$	e	N			-			
A7 🗆	5			0	õ	31	ొ ₂₉	🗆 A14	
A6 🗆	6						28	🗆 A13	
A5 🗆	7						27	🗆 A8	
A4 🗆	8						26	🗆 A9	
A3 🗆	9						25	D A11	
A2 🗆	10						24		
A1 🗆	11						23	A10	
A0 🗆	12						22		
I/O0 🗆	13_		6	~	~	~	_21	1/07	
	⊢	÷	₽	17	÷	÷	20		
								•	
	5	20	Q	33	4	5	90		
	2	1/02	6	¥	¥	¥	¥		



512K (64K x 8) Single 2.7-volt *Battery-Voltage*[™] Flash Memory

AT49BV512

Rev. 1026E-FLASH-06/02






the entire 1 megabit of memory and then programming on a byte-by-byte basis. The typical byte programming time is a fast 30 μ s. The end of a program cycle can be optionally detected by the DATA polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

Block Diagram



Device Operation

READ: The AT49BV512 is accessed like an EPROM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention.

ERASURE: Before a byte can be reprogrammed, the 64K bytes memory array (or 56K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is t_{EC} . If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of \overline{WE} or \overline{CE} , whichever occurs last, and the data latched on the rising edge of \overline{WE} or \overline{CE} , whichever occurs first. Programming is completed after the specified t_{BP} cycle time. The DATA polling feature may also be used to indicate the end of a program cycle.

AT49BV512

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 0000H to 1FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49BV512 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49BV512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49BV512 in the following ways: (a) V_{CC} sense: if V_{CC} is below 1.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (c) Noise filter: Pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs (\overline{OE} , \overline{CE} and \overline{WE}) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to V_{CC} + 0.6V.





Command Definition (in Hex)

Command	Bus		Bus cle		Bus cle	3rd Cy	Bus cle		Bus cle		Bus cle		Bus cle
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	COL	Addr	D _{OUT}	11.2	oy.Cu	VLIG	1	MW	100	Y.Co.	WT.L		
Chip Erase	6	5555	AA	2AAA	55	5555	80 🕅	5555	AA	2AAA	55	5555	10
Byte Program	4	5555	AA	2AAA	55	5555	A0	Addr	D _{IN}	00Y.C	OM.T	N	
Boot Block Lockout ⁽¹⁾	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3.0	5555	AA	2AAA	55	5555	90	N	M.M.	W.100	v.CON	WT.I	
Product ID Exit ⁽²⁾	3	5555	AA	2AAA	55	5555	F0	W	W	W.10	0X.CO	M.TV	I
Product ID Exit ⁽²⁾	100	XXXX	F0		NWN Y	1.100%	COM	LM	N	NWW.	.00Y.C	OM.T	

Absolute Maximum Ratings*

55°C to +125°C
65°C to +150°C
0.6V to +6.25V
0.6V to V _{CC} + 0.6V
0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect WWW.100Y.C WWW.100X.COM.TV device reliability. WWW.100Y.COM

AT49BV512

DC and AC Operating Range

		AT49BV512-70	AT49BV512-90	AT49BV512-12	AT49BV512-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V

Operating Modes

Mode	CE	OE	WE	Ai Ai	1/0
Read	VIL	VIL	VIH	Ai	D _{OUT}
Program ⁽²⁾	V _{IL}	VIH	VIL	Ai	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	X	High Z
Program Inhibit	X	X <	V _{IH}	OX.COMTW WWW	DOX.CO.M.TW
Program Inhibit	X	V _{IL}	X	MAN WWW	100Y.COM.TW
Output Disable	X	V _{IH}	X	ON.COMMENTAL WAYN	High Z
Product Identification	COM.	W	WWW	NW WW	N. LIONY.COM TY
Hardware	VIL	V _{IL}	VIH	A1 - A15 = V_{IL} , A9 = V_{H} , ⁽³⁾ , A0 = V_{IL}	Manufacturer Code ⁽⁴⁾
	V COM		WW.	A1 - A15 = V_{IL} , A9 = V_{H} , ⁽³⁾ , A0 = V_{IH}	Device Code ⁽⁴⁾
Software ⁽⁵⁾	COJ	1.1		$A0 = V_{IL}, A1 - A15 = V_{IL}$	Manufacturer Code ⁽⁴⁾
	1001.00	M.L.		A0 = V _{IH} , A1 - A15 = V _{IL}	Device Code ⁽⁴⁾

DC Characteristics

	racteristics				
Symbol	Parameter	Condition	Min	Мах	Units
I _{LI}	Input Load Current	$V_{IN} = 0V$ to V_{CC}	Y.COM.TN	10 🔨	μA
I _{LO}	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}	N.CO.M.T	10	μA
SB1	V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to V_{CC}	ODY.COMIT	50	μA
SB2	V _{CC} Standby Current TTL	$\overline{CE} = 2.0V$ to V_{CC}	100Y.CO.	<u>r</u> W 1	mA
cc ⁽¹⁾	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA	100Y.CUM	25	mA
V _{IL}	Input Low Voltage	V.COMETW WW	1001.003	0.6	V
V _{IH}	Input High Voltage	WW.CON. TW WW	2.0		V
/ _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.45	V
/ _{он}	Output High Voltage	I _{OH} = -100 μA; V _{CC} = 3.0V	2.4		V

1. In the erase mode, I_{CC} is 50 mA. Note:






WWW.100Y.COM.TW **AC Read Characteristics**

	CONT. WILLING	AT49B	V512-70	AT49B	V512-90	AT49B	V512-12	AT49B	/512-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay	.100x.	70		90	W.100	120	1.1	150	ns
t _{CE} ⁽¹⁾	CE to Output Delay	V.100X.	70	N	90	N.10	120	W.LA	150	ns
t _{OE} ⁽²⁾	OE to Output Delay	0	35	IN	40	.W.I	50	0	70	ns
t _{DF} ^(3, 4)	CE or OE to Output Float	0.0	25	0	25	0	30	0	40	ns
t _{он}	Output Hold from OE, CE or Address, whichever occurred first	0_0	N.CO	0		0	1.100%	.001	TW	ns


AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .
 - 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} or by t_{ACC} t_{OE} after an address change WWW.100Y.COM.TW without impact on t_{ACC}. W.100Y.COM.
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (CL 5 pF). WW.100Y.COM.TW
 - 4. This parameter is characterized and is not 100% tested.

AT49BV512

Input Test Waveforms and Measurement Level



WW.100Y.COM.TW Output Test Load WWW.100Y.COM



W.100Y.COM.TW Pin Capacitance

Symbol	Тур	Max	Units	Conditions
C _{IN}	4001 coM	6	pF	V _{IN} = 0V
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. This parameter is characterized and is not 100% tested. WWW.100Y.COM.TW






WWW.100Y.COM.TW MT.MO. **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Set-up Time	0.100	COM	ns
t _{AH}	Address Hold Time	100	CONT	ns
t _{cs}	Chip Select Set-up Time	0 10	COMITY	ns
t _{CH}	Chip Select Hold Time	0	ON. COM.TY	ns
t _{wP}	Write Pulse Width (WE or CE)	200	DOX. COM.TY	ns
t _{DS}	Data Set-up Time	100	1001.001.1	ns
t _{DH} , t _{OEH}	Data, OE Hold Time	0	1.100X.COM	ns
t _{WPH}	Write Pulse Width High	200	100Y.	ns

AC Byte Load Waveforms

WE Controlled



CE Controlled



AT49BV512


8

AT49BV512


Program Cycle Characteristics

Symbol	Parameter	Min	Тур	Max	Units
t _{BP}	Byte Programming Time	WWW.IO	30	W	μs
t _{AS}	Address Set-up Time	0	V.COM	W	ns
t _{AH}	Address Hold Time	100	CON CON	L.L.	ns
t _{DS}	Data Set-up Time	100	100 T. CC	M. I	ns
t _{DH}	Data Hold Time	0	1.100 1.	OM.I	ns
t _{WP}	Write Pulse Width	200	N.1001.	OM.I.	ns
t _{wPH}	Write Pulse Width High	200	W.1001.	COM.I.	ns
t _{EC}	Erase Cycle Time	N	W.1007	10	seconds

Program Cycle Waveforms



Chip Erase Cycle Waveforms



Note: \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.






Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min Typ Max	c Units
t _{DH}	Data Hold Time	NO Y.COM	ns
t _{OEH}	OE Hold Time	10	ns
t _{OE}	OE to Output Delay ⁽²⁾	WWW. ONY.CON TW	ns
t _{WR}	Write Recovery Time	0,00,00,00	ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OF} spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	0		MW.Ino	ns
t _{OEH}	OE Hold Time	10		WW.10	ns
t _{OE}	OE to Output Delay ⁽²⁾	OT. COM	TW	WW	ns
t _{OEHP}	OE High Pulse	150	I.TW	W	ns
t _{wR}	Write Recovery Time	1000	M.TW		ns

2. See t_{OE} spec in AC Read Characteristics.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




- 1. Toggling either OE or CE or both OE and CE will operate toggle bit. The t_{OEHP} specification must be met by the toggling Notes: input(s).
 - 2. Beginning and ending state of I/O6 will vary.
 - 3. Any address location may be used but the address should not vary.


AT49BV512 10

AT49BV512

Software Product Identification Entry⁽¹⁾




Software Product Identification Exit⁽¹⁾



- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
 - 2. A1 A15 = V_{IL} . Manufacture Code is read for A0 = V_{IL} ; Device Code is read for A0 = V_{IH} .
 - 3. The device does note remain in identification mode if powered down.
 - 4. The device returns to standard operation mode.
 - 5. Manufacturers Code: 1FH Device Code: 03H.



Boot Block Lockout Feature Enable Algorithm⁽¹⁾



Notes: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).
2. Boot block lockout feature enabled.



Ordering Information⁽¹⁾

t _{ACC}	I _{cc}	(mA)	1002. CONI.TW	W.1001.	ONL'L Y
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	25	0.05	AT49BV512-70JC AT49BV512-70PC AT49BV512-70TC AT49BV512-70VC	32J 32P6 32T 32V	Commercial (0°C - 70°C)
	25	0.05	AT49BV512-70JI AT49BV512-70PI AT49BV512-70TI AT49BV512-70VI	32J 32P6 32T 32V	Industrial (-40°C - 85°C)
90	25	0.05	AT49BV512-90JC AT49BV512-90PC AT49BV512-90TC AT49BV512-90VC	32J 32P6 32T 32V	Commercial (0°C - 70°C)
	25	0.05	AT49BV512-90JI AT49BV512-90PI AT49BV512-90TI AT49BV512-90VI	32J 32P6 32T 32V	Industrial (-40°C - 85°C)
120	25	0.05	AT49BV512-12JC AT49BV512-12PC AT49BV512-12TC AT49BV512-12VC	32J 32P6 32T 32V	Commercial (0°C - 70°C)
	25	0.05	AT49BV512-12JI AT49BV512-12PI AT49BV512-12TI AT49BV512-12VI	32J 32P6 32T 32V	Industrial (-40°C - 85°C)
150	25	0.05	AT49BV512-15JC AT49BV512-15PC AT49BV512-15TC AT49BV512-15VC	32J 32P6 32T 32V	Commercial (0°C - 70°C)
	25	0.05	AT49BV512-15JI AT49BV512-15PI AT49BV512-15TI AT49BV512-15VI	32J 32P6 32T 32V	Industrial (-40°C - 85°C)


Note: 1. The AT49BV512 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 0000H to 1FFFH). Users requiring boot block protection to be in the higher address range should contact Atmel.

	Package Type
32J	32-lead, Plastic J-leaded Chip Carrier Package (PLCC)
32P6	32-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32-lead, Thin Small Outline Package (TSOP) (8 x 20 mm)
32V	32-lead, Thin Small Outline Package (VSOP) (8 x 14 mm)

AT49BV512

Packaging Information

32J – PLCC










特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

32P6 - PDIP







COMMON DIMENS	IONS
(Unit of Measure =	mm)


SYMBOL	MIN	NOM	MAX	NOTE
Α	<u>TN</u>	_ ~	4.826	700x.
A1	0.381	_	<u> </u>	1007
D	41.783	-	42.291	Note 1
ECO	15.240	1 -	15.875	N. 1.
E1	13.462		13.970	Note 1
В	0.356	_	0.559	N.
B1	1.041		1.651	
Lov	3.048	T.	3.556	M.
С	0.203	No.	0.381	WW
eB	15.494	<u></u>	17.526	
e	2.540 TYP			

Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

С

09/28/01

ľ			DRAWING NO.	REV.
	2325 Orchard Parkway San Jose, CA 95131	32P6 , 32-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)	32P6	В







32V – VSOP

