Features

- Compatible with MCS-51[®] Products
- 8K Bytes of In-System Programmable (ISP) Flash Memory
 - Endurance: 1000 Write/Erase Cycles
- 4.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 256 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Three 16-bit Timer/Counters
- Eight Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Watchdog Timer
- Dual Data Pointer
- Power-off Flag
- Fast Programming Time
- Flexible ISP Programming (Byte and Page Mode)

Description

The AT89S52 is a low-power, high-performance CMOS 8-bit microcontroller with 8K bytes of in-system programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with in-system programmable Flash on a monolithic chip, the Atmel AT89S52 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89S52 provides the following standard features: 8K bytes of Flash, 256 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, three 16-bit timer/counters, a six-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S52 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.




8-bit Microcontroller with 8K Bytes In-System Programmable Flash


AT89S52






Pin Configurations






P1.1 (T2 EX) P1.0 (T2) P1.4 P1.3 P1.2 42 41 40 39 38 37 36 36 37 (MOSI) P1.5 🗖 1 33 P0.4 (AD4) (MISO) P1.6 ☐ 2 32 P0.5 (AD5) (SCK) P1.7 [31 □ P0.6 (AD6) RST ☐ 4 30 P0.7 (AD7) (RXD) P3.0 ☐ 5 29 🗆 🗖/VPP NC 🗆 6 28 □ NC 27 ALE/PROG (TXD) P3.1 🗖 26 PSEN (ĪNT0) P3.2 ☐ 8 (INT1) P3.3 ☐ 9 25 P2.7 (A15) (T0) P3.4 🗆 10 24 P2.6 (A14) (T1) P3.5 🗖 11 23 P2.5 (A13) (WR) P3.6 (RD) P3.7 (RD) P3.7 (RD) P3.7 (RD) P3.7 (RD) P3.7 (RD) P3.7 (P4.9) P2.1 (P4.9) P2.1 (P4.9) P2.1 (P4.1) P2.3 (P4.1) P2.3 (P4.1) P2.3 (P4.1) P2.4 (P4.1) P W.100Y.CO

TQFP



Block Diagram







Pin Description

VCC Supply voltage.

GND Ground.

Port 0 Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. **External pull-ups are required during program verification**.

Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{\parallel}) because of the internal pull-ups.

In addition, P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively, as shown in the following table.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions
P1.0	T2 (external count input to Timer/Counter 2), clock-out
P1.1	T2EX (Timer/Counter 2 capture/reload trigger and direction control)
P1.5	MOSI (used for In-System Programming)
P1.6	MISO (used for In-System Programming)
P1.7	SCK (used for In-System Programming)

Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{II}) because of the internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current ($I_{\rm IL}$) because of the pull-ups.

Port 1

Port 2

Port 3

AT89S52

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89S52, as shown in the following table.

Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	ĪNTO (external interrupt 0)
P3.3	ĪNT1 (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

RST

ALE/PROG

PSEN

EA/VPP

XTAL1

XTAL2

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives high for 98 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

Program Store Enable (PSEN) is the read strobe to external program memory.

When the AT89S52 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.

External Access Enable. \overline{EA} must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, \overline{EA} will be internally latched on reset.

 $\overline{\text{EA}}$ should be strapped to V_{CC} for internal program executions.

This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash programming.

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

Output from the inverting oscillator amplifier.





Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

Timer 2 Registers: Control and status bits are contained in registers T2CON (shown in Table 2) and T2MOD (shown in Table 6) for Timer 2. The register pair (RCAP2H, RCAP2L) are the Capture/Reload registers for Timer 2 in 16-bit capture mode or 16-bit auto-reload mode.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the six interrupt sources in the IP register.

Table 1. AT89S52 SFR Map and Reset Values

		46 112					-13/4/11	-1	- 1
0F8H	MW.	OON.COM	IN	WWW.10	ON.COM	T.M.	WWW.10	OX.COM.	0FFI
0F0H	B 00000000	100X.CON	M.TW	WWW.	100X.COM	1.TW	WWW.	TOON CON	0F7H
0E8H	MM	W.100Y.CO	OM.TW	MM	1.100X.CO	M.TW	MMM	100 X.CO	0EF
0E0H	ACC 00000000	M.100X.	OM.TW	WW	M.100 X.C	OM.TW	MM	N.100Y.C	0E7I
0D8H	N	MW.100X	CONTY	W	VIV. 100Y	CONTA	N W	NW.100X.	0DFI
0D0H	PSW 00000000	M.M.Y00	N.COM.T	N 7	VAIA 100	Y.COM.	W V	MM:100	0D7I
0C8H	T2CON 00000000	T2MOD XXXXXX00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000	LM	MM.100	0CF
0C0H		WWW.	100 X. COM	CLM	MMM	1001'COJ	LTW	MMM.T	0C7
0B8H	IP XX000000	WWW	N.100A.CO	M.TW	MAIN	V.100Y.CO	DM.TW	MANA	0BFI
0B0H	P3 11111111	WV	M.100X.C.	OM.T.W	MA	W.100X.	OM.IV	WW	0B7l
0A8H	IE 0X000000	N	M.Y. TOOK.	CONTW	W.	VW.100Y	COMITY	MA	0AFI
0A0H	P2 11111111		AUXR1 XXXXXXX0	COM.TV	N ·	NNN.100	WDTRST XXXXXXXX		0A7I
98H	SCON 00000000	SBUF XXXXXXXX	WWW.100	M.COM.	CM.	MMMir			9FH
90H	P1 11111111		WWW.1	ON COM	TW				97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXX00XX0		8FH
80H	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000		PCON 0XXX0000	87H

Http://www.100y.com.tw

Table 2. T2CON – Timer/Counter 2 Control Register

T2CON	Address = 0C	:8H				10F	Reset Value =	0000 0000E
Bit Addr	essable	W	1007	T.Mon		N VI 10	MON	TW
Bit	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
		-4		-7 () b	-41	-41/1/14		-37

Symbol TF2	Function Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1.
EXF2	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).
RCLK	Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.
TCLK	Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.
EXEN2	Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.
TR2	Start/Stop control for Timer 2. TR2 = 1 starts the timer.
C/T2	Timer or counter select for Timer 2. $C/\overline{T2} = 0$ for timer function. $C/\overline{T2} = 1$ for external event counter (falling edge triggered)
CP/RL2	Capture/Reload select. CP/RL2 = 1 causes captures to occur on negative transitions at T2EX if EXEN2 = 1. CP/RL2 = 0 causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.





Table 3. AUXR: Auxiliary Register

AUXR	Addres	ss = 8EH	N 10	OY	I.TW	MA	Rese	t Value = XX	(X00XX0B
	Not Bit	Addressat	ole						
		-	MN_	1007	WDIDLE	DISRTO	.Y007.	COTITY	DISALE
	Bit	7	6	1005	4	3	2 00	JMIT	0
			WW		COM.TW	V	W 100		LA
MW.	Reserved f	or future ex	pansion						
DISALE	Disable/En	able ALE							
	DISALE	Operation	ng Mode						
	No C	ALE is	emitted at a c	onstant rate	e of 1/6 the os	cillator freque	ency		
	V1.100	ALE is a	active only du	uring a MOV	/X or MOVC ir	nstruction			
DISRTO	Disable/En	able Reset	out						
	DISRTO								
	0 1.100	Reset p	in is driven H	ligh after W	DT times out				
	1, 10	Reset p	in is input on	ly					
WDIDLE	Disable/En	able WDT i	n IDLE mode)					
	WDIDLE								
	0	WDT co	ontinues to co	ount in IDLE	mode				
	1	WDT ha	alts counting	in IDLE mo	de				

Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should **ALWAYS** initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.

Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and rest under software control and is not affected by reset.

Table 4. AUXR1: Auxiliary Register 1

AUXR1	Address	= A2H	V.100 Y.	OWITY	KT	M.10	Re	eset Value = XX	XXXXXX0B	N.100
	Not Bit A	ddressable								
		ZI W	TOOY.	COM.T	_	- TAN	1007	OMITY	DPS	W.10
	Bit	7	6 00	5	4	3	1102	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	
DPS	Reserved for Data Pointer									
	DPS									
	0	Selects DI	PTR Registe	rs DP0L, D	P0H					
	_		PTR Registe							

Memory Organization

MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

Program Memory

If the $\overline{\mathsf{EA}}$ pin is connected to GND, all program fetches are directed to external memory.

On the AT89S52, if $\overline{\text{EA}}$ is connected to V_{CC} , program fetches to addresses 0000H through 1FFFH are directed to internal memory and fetches to addresses 2000H through FFFFH are to external memory.

Data Memory

The AT89S52 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. This means that the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions which use direct addressing access the SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

MOV 0A0H, #data

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

MOV @RO, #data

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

Watchdog Timer (One-time Enabled with Reset-out)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

Using the WDT

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 98xTOSC, where TOSC = 1/FOSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.





WDT During Powerdown and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S52 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S52 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

UART

The UART in the AT89S52 operates the same way as the UART in the AT89C51 and AT89C52. For further information on the UART operation, refer to the ATMEL Web site (http://www.atmel.com). From the home page, select "Products", then "8051-Architecture Flash Microcontroller", then "Product Overview".

Timer 0 and 1

Timer 0 and Timer 1 in the AT89S52 operate the same way as Timer 0 and Timer 1 in the AT89C51 and AT89C52. For further information on the timers" operation, refer to the ATMEL Web site (http://www.atmel.com). From the home page, select "Products", then "8051-Architecture Flash Microcontroller", then "Product Overview".

Timer 2

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit C/T2 in the SFR T2CON (shown in Table 2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 5. Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

Table 5. Timer 2 Operating Modes

RCLK +TCLK	CP/RL2	TR2	MODE
MM 0'07'CO	(TW 0	1	16-bit Auto-reload
MM, 0 00 Y.CO.	MIN	1	16-bit Capture
WW1 100 Y.CC	Х	1	Baud Rate Generator
X	Х	0	(Off)

AT89S52

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 1.

Auto-reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16-bit autoreload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 6). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.

Figure 1. Timer in Capture Mode






Figure 2 shows Timer 2 automatically counting up when DCEN = 0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in Timer in Capture ModeRCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 2. In this mode, the T2EX pin controls the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.

Figure 2. Timer 2 Auto Reload Mode (DCEN = 0)





Table 6. T2MOD - Timer 2 Mode Control Register

	DD Address = it Addressab					MM.In	Reset Value = >	σV
NOL D	- Addressab	-	M.M. TO	N.COM	- W	MMM	T2OE	DCEN
3it	CO7	6	5	4	3	2	100/1 ^{CO}	0

Symbol	Function
AW 100	Not implemented, reserved for future
T2OE	Timer 2 Output Enable bit
DCEN	When set, this bit allows Timer 2 to be configured as an up/down counter





Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 4.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation ($CP/\overline{T2}=0$). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.


$$\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \text{ x } [65536-\text{RCAP2H}, \text{RCAP2L})]}$$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 4. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus, when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Figure 4. Timer 2 in Baud Rate Generator Mode



Programmable Clock Out

A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 5. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz (for a 16-MHz operating frequency).

To configure the Timer/Counter 2 as a clock generator, bit $C/\overline{T2}$ (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.


The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

Clock-Out Frequency =
$$\frac{\text{Oscillator Frequency}}{4 \times [65536-(\text{RCAP2H}, \text{RCAP2L})]}$$

In the clock-out mode, Timer 2 roll-overs will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.



Figure 5. Timer 2 in Clock-Out Mode



Interrupts

The AT89S52 has a total of six interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 6.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 5 shows that bit position IE.6 is unimplemented. User software should not write a 1 to this bit position, since it may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.


The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.

Table 7. Interrupt Enable (IE) Register

A OM		CTO	(FO)N3	БТ4	-11	EV4	TTO .	EVO
	- T	ET2	ES	ET1		EX1	ET0	EX0

	mbol	Position	Function
ET2 IE.5 Timer 2 interrupt enable bit. ES IE.4 Serial Port interrupt enable bit. ET1 IE.3 Timer 1 interrupt enable bit. EX1 IE.2 External interrupt 1 enable bit.	WW.100Y.Co	IE.7	Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit
ES IE.4 Serial Port interrupt enable bit. ET1 IE.3 Timer 1 interrupt enable bit. EX1 IE.2 External interrupt 1 enable bit.	WW.100	IE.6	Reserved.
ET1 IE.3 Timer 1 interrupt enable bit. EX1 IE.2 External interrupt 1 enable bit.	72	IE.5	Timer 2 interrupt enable bit.
EX1 IE.2 External interrupt 1 enable bit.	3 W 100	IE.4	Serial Port interrupt enable bit.
THE STATE OF THE S	1 W 10	IE.3	Timer 1 interrupt enable bit.
ET0 IE.1 Timer 0 interrupt enable bit.	(1	IE.2	External interrupt 1 enable bit.
	TO	IE.1	Timer 0 interrupt enable bit.
EX0 IE.0 External interrupt 0 enable bit.	(0	IE.0	External interrupt 0 enable bit.
User software should never write 1s to reserved bits, because they may be used in future AT89 products.	ser software should	d never write 1s to re	eserved bits, because they may be used in future AT89 products.

Figure 6. Interrupt Sources





Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 7. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 8. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

Idle Mode


In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

Power-down Mode


In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by an enabled external interrupt. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

Figure 7. Oscillator Connections



Note: 1. C1, C2 = $30 \text{ pF} \pm 10 \text{ pF}$ for Crystals = $40 \text{ pF} \pm 10 \text{ pF}$ for Ceramic Resonators

Figure 8. External Clock Drive Configuration



Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	v (10 ^M	1	Data	Data	Data	Data
Idle	External	10	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Program Memory Lock Bits

The AT89S52 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

Table 9. Lock Bit Protection Modes

N.C.	Program	Lock Bits	5	N.100X.COM.TW WW.100X.COM
	LB1	LB2	LB3	Protection Type
001.0	U	U	U	No program lock features
10 ² Y.	COM.	TW	UN	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{\text{EA}}$ is sampled and latched on reset, and further programming of the Flash memory is disabled
3	P.PO	P	U	Same as mode 2, but verify is also disabled
4	PCC	Р	P	Same as mode 3, but external execution is also disabled

When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of EA must agree with the current logic level at that pin in order for the device to function properly.





Programming the Flash – Parallel Mode

The AT89S52 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89S52 code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89S52, the address, data, and control signals should be set up according to the Flash programming mode table and Figures 13 and 14. To program the AT89S52, take the following steps:

- Input the desired memory location on the address lines.
- Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control signals.
- Raise EA/V_{PP} to 12V.
- 5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50 μs. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89S52 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0 is pulled high again when programming is done to indicate READY.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The status of the individual lock bits can be verified directly by reading them back.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

```
(000H) = 1EH indicates manufactured by Atmel (100H) = 52H indicates AT89S52
```

(200H) = 06H

Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

AT89S52

Programming the Flash – Serial Mode

The Code memory array can be programmed using the serial ISP interface while RST is pulled to V_{cc} . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is 2 MHz.

Serial Programming Algorithm

To program and verify the AT89S52 in the serial programming mode, the following sequence is recommended:

1. Power-up sequence:

Apply power between VCC and GND pins.

Set RST pin to "H".

If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.

- 2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
- 3. The Code array is programmed one byte at a time in either the Byte or Page mode. The write cycle is self-timed and typically takes less than 0.5 ms at 5V.
- 4. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
- 5. At the end of a programming session, RST can be set low to commence normal device operation.

Power-off sequence (if needed):

Set XTAL1 to "L" (if a crystal is not used)

Set RST to "L".

Turn V_{CC} power off.

Data Polling: The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.





Serial Programming Instruction Set

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 11.

Programming Interface - Parallel Mode

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.


Most worldwide major programming vendors offer support for the Atmel AT89 microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Table 10. Flash Programming Modes

	√ C'	$0_{M^{**}}$		ALE/	EA/	V.CO	Mr.	N	W	MM.	P0.7-0	P2.4-0	P1.7-0
Mode	V _{cc}	RST	PSEN	PROG	V _{PP}	P2.6	P2.7	P3.3	P3.6	P3.7	Data	Addı	ess
Write Code Data	5V	CH	- TH	(2)	12V	00 Y.	OH.	H	Н	Н	D _{IN}	A12-8	A7-0
Read Code Data	5V	(CH)	-EVI	Н	H	V CON	CO	LIV	Н	Н	D _{OUT}	A12-8	A7-0
Write Lock Bit 1	5V	HC	ONET!	(3)	12V	N.HO	Y.CO	H	Н	Н	x 100	X	X
Write Lock Bit 2	5V	H	COMI	(3)	12V	WH ¹⁰	HC	O H	L	L	X	x	X
Write Lock Bit 3	5V	100	CG_{M}	(3)	12V	Н	TOUTY.	H	TH	L	x	x	ON X
Read Lock Bits 1, 2, 3	5V	N.100	y.co	A.T.W	Н	H	N.100	1.GO	HY	L	P0.2, P0.3, P0.4	x	COM
Chip Erase	5V	WH.	00 Y .C	(1)	12V	Н	WE10	H.C	ON.	L	Х	x	v.Cx
Read Atmel ID	5V	Н	L	COH.	Н	L	W.	LY.	COF	T	1EH	X 0000	00H
Read Device ID	5V	Н	1.77	CH _M	H	L	L	L	$C_{D_{j_{A}}}$	LV	52H	X 0001	00H
Read Device ID	5V	Н	W.Foo	, do	Н	L	LV	The	(LO	L	06H	X 0010	00H


- 2. Each PROG pulse is 200 ns 500 ns for Write Code Data.
- 3. Each PROG pulse is 200 ns 500 ns for Write Lock Bits.
- 4. RDY/BSY signal is output on P3.0 during programming.
- 5. X = don't care.

Figure 9. Programming the Flash Memory (Parallel Mode)



WWW.100Y.COM.TW WWW.100Y.COM.TW

WWW.100Y.CON



Flash Programming and Verification Characteristics (Parallel Mode)

 $T_A = 20$ °C to 30°C, $V_{CC} = 4.5$ to 5.5V

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	11.5	12.5	V
I _{PP}	Programming Supply Current	W 100	10	mA
I _{cc}	V _{CC} Supply Current	WW.100	30	mA
1/t _{CLCL}	Oscillator Frequency	3	33	MHz
t _{AVGL}	Address Setup to PROG Low	48t _{CLCL}	OOY. COMITY	-1
t _{GHAX}	Address Hold After PROG	48t _{CLCL}	100Y. COM.T	
t _{DVGL}	Data Setup to PROG Low	48t _{CLCL}	1700X.COM.	
t _{GHDX}	Data Hold After PROG	48t _{CLCL}	N 100Y.	TW
t _{EHSH}	P2.7 (ENABLE) High to V _{PP}	48t _{CLCL}	T 100 Y.Co.	LTW
t _{SHGL}	V _{PP} Setup to PROG Low	10 W	100X.Co.	μs
t _{GHSL}	V _{PP} Hold After PROG	10 V	MAN. 100X.CC	μs
t _{GLGH}	PROG Width	0.2	100Y.C	μs
t _{AVQV}	Address to Data Valid	CON	48t _{CLCL}	CONTY
t _{ELQV}	ENABLE Low to Data Valid	V.COM. TW	48t _{CLCL}	COPT
t _{EHQZ}	Data Float After ENABLE	V.COM. O	48t _{CLCL}	Y.COM.
t _{GHBL}	PROG High to BUSY Low	ON COM.	1.0	Cµs
t _{WC}	Byte Write Cycle Time	CONT	50	μs

Figure 11. Flash Programming and Verification Waveforms – Parallel Mode






Figure 12. Flash Memory Serial Downloading



Flash Programming and Verification Waveforms - Serial Mode

Figure 13. Serial Programming Waveforms



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

Table 11. Serial Programming Instruction Set

	Instruction Format	100X.COM.	en n	MM.100X.CC	M.TW	
Instruction	Byte 1	Byte 2	Byte 3	Byte 4	Operation	
Programming Enable	1010 1100	0101 0011	xxxx xxxx	xxxx xxxx 0110 1001 (Output on MISO)	Enable Serial Programming while RST is high	
Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase Flash memory array	
Read Program Memory (Byte Mode)	0010 0000	AA A 2 2 XXXX A 200 + 2 XXXX	AAAA AAAA 70777 7077	7900 0000 7900 0000	Read data from Program memory in the byte mode	
Write Program Memory (Byte Mode)	0100 0000	AA 2 2 XXXX A 2 2 1 2 XXXX	AAAA AAAA 7999 4200 4070	COCC COCC COCC COCC COCC COCC COCC COC	Write data to Program memory in the byte mode	
Write Lock Bits ⁽¹⁾	1010 1100	1110 00 22	xxxx xxxx	xxxx xxxx	Write Lock bits. See Note (1).	
Read Lock Bits	0010 0100	xxxx xxxx	xxxx xxxx	XX EE EXXX	Read back current status of the lock bits (a programmed lock bit reads back as a "1")	
Read Signature Bytes	0010 1000	A A A 2 2 XXXX A 2 2 XXXX	⊱xxx xxx0	Signature Byte	Read Signature Byte	
Read Program Memory (Page Mode)	0011 0000	A A A A A A A A A A A A A A A A A A A	Byte 0	Byte 1 Byte 255	Read data from Program memory in the Page Mode (256 bytes)	
Write Program Memory (Page Mode)	0101 0000	AAA AAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA	Byte 0	Byte 1 Byte 255	Write data to Program memory in the Page Mode (256 bytes)	

Note:

1. B1 = 0, B2 = 0 ---> Mode 1, no lock protection

B1 = 0, B2 = 1 ---> Mode 2, lock bit 1 activated

B1 = 1, B2 = 0 ---> Mode 3, lock bit 2 activated

B1 = 1, B2 = 1 ---> Mode 4, lock bit 3 activated

<u>Each</u> of the lock bit modes needs to be activated sequentially before Mode 4 can be executed.

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.

Serial Programming Characteristics

Figure 14. Serial Programming Timing




Table 12. Serial Programming Characteristics, $T_A = -40^{\circ}$ C to 85° C, $V_{CC} = 4.0 - 5.5$ (Unless Otherwise Noted)

Symbol	Parameter	Min	Тур	Max	Units
1/t _{CLCL}	Oscillator Frequency	100 3 M.		33	MHz
t _{CLCL}	Oscillator Period	30	IN	N. 1007	ns
t _{SHSL}	SCK Pulse Width High	8 t _{CLCL}		WW.100	ns
t _{SLSH}	SCK Pulse Width Low	8 t _{CLCL}	M.TW	M.M. 100	ns
t _{OVSH}	MOSI Setup to SCK High	t _{CLCL}	WILM	WW. 10	ns
t _{SHOX}	MOSI Hold after SCK High	2 t _{CLCL}	oM.TW	MM	ns
t _{SLIV}	SCK Low to MISO Valid	10	16	32	ns
t _{ERASE}	Chip Erase Instruction Cycle Time	WWW.	COLL	500	ms
t_{SWC}	Serial Byte Write Cycle Time	WWW.		64 t _{CLCL} + 400	μs



Absolute Maximum Ratings*

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	1.0V to +7.0V
Maximum Operating Voltage	6.6V
DC Output Current	15.0 mA

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

The values shown in this table are valid for $T_A = -40$ °C to 85°C and $V_{CC} = 4.0$ V to 5.5V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
V _{IL}	Input Low Voltage	(Except EA)	-0.5	0.2 V _{CC} -0.1	V
V _{IL1}	Input Low Voltage (EA)	M. 1003. CON'JA	-0.5	0.2 V _{CC} -0.3	V
V _{IH}	Input High Voltage	(Except XTAL1, RST)	0.2 V _{CC} +0.9	V _{CC} +0.5	V
V _{IH1}	Input High Voltage	(XTAL1, RST)	0.7 V _{CC}	V _{cc} +0.5	V
V _{OL}	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	I _{OL} = 1.6 mA	MIN	0.45	V
V _{OL1}	Output Low Voltage ⁽¹⁾ (Port 0, ALE, PSEN)	I _{OL} = 3.2 mA	N NY	0.45	ONV
	M. 1007. COM. TW	I_{OH} = -60 μ A, V_{CC} = 5V \pm 10%	2.4	MW.100	COV
V _{OH} Output High Voltage (Ports 1,2,3, ALE, PSEN)	Output High Voltage (Ports 1 2 3 ALE PSEN)	I _{OH} = -25 μA	0.75 V _{CC}	WW.100	V
	(1 51.6 1,2,6, 122, 1 521)	I _{OH} = -10 μA	0.9 V _{CC}	W 1.100	V
	WWW.100X.Com	I_{OH} = -800 μ A, V_{CC} = 5V \pm 10%	2.4	WW.10	V
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode)	I _{OH} = -300 μA	0.75 V _{CC}	MM	00 A
	WWW.com	I _{OH} = -80 μA	0.9 V _{CC}	MM	100 V
I _{IL}	Logical 0 Input Current (Ports 1,2,3)	V _{IN} = 0.45V	ON	-50	μΑ
I _{TL}	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2V, V_{CC} = 5V \pm 10\%$	COMITW	-650	μA
I _{LI}	Input Leakage Current (Port 0, EA)	0.45 < V _{IN} < V _{CC}	T.M.TW	±10	μA
RRST	Reset Pulldown Resistor	COTTAN MALL	50	300	ΚΩ
C _{IO}	Pin Capacitance	Test Freq. = 1 MHz, T _A = 25°C	10Y.Co	10	pF
	Dawar Cumply Current	Active Mode, 12 MHz	ON CONT	25	mA
I _{cc}	Power Supply Current	Idle Mode, 12 MHz	TOON CONT	6.5	mA
	Power-down Mode ⁽¹⁾	V _{CC} = 5.5V	1.700	50	μA

Notes: 1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA

Maximum I_{OL} per 8-bit port:

Ports 1, 2, 3: 15 mA Port 0: 26 mA Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V_{CC} for Power-down is 2V.

Http://www.100y.com.tw

AT89S52

AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/ \overline{PROG} , and \overline{PSEN} = 100 pF; load capacitance for all other outputs = 80 pF.


External Program and Data Memory Characteristics

	COM. TW WWW.	12 MHz	Oscillator	Variable		
Symbol	Parameter	COMin	Max	Min	Max	Units
1/t _{CLCL}	Oscillator Frequency	OX.COM.	N N	0	33	MHz
t _{LHLL}	ALE Pulse Width	127	W V	2t _{CLCL} -40	COMPAN	ns
t _{AVLL}	Address Valid to ALE Low	43	TW	t _{CLCL} -25	I.COM.	ns
t _{LLAX}	Address Hold After ALE Low	48		t _{CLCL} -25	N.CONI.	ns
t _{LLIV}	ALE Low to Valid Instruction In	N.100 CO	233	MMMin	4t _{CLCL} -65	ns
t _{LLPL}	ALE Low to PSEN Low	43	W.r.	t _{CLCL} -25	ON COM.	ns
t _{PLPH}	PSEN Pulse Width	205	$0_{M,I}$	3t _{CLCL} -45	Ing. COM.	ns
t _{PLIV}	PSEN Low to Valid Instruction In	W.1001.	145	VIVIV	3t _{CLCL} -60	ns
t _{PXIX}	Input Instruction Hold After PSEN	000	COWITY	0	N.100 CO	ns
t _{PXIZ}	Input Instruction Float After PSEN	V 1. 100	59	1	t _{CLCL} -25	ns
t _{PXAV}	PSEN to Address Valid	75	T.COM.TY	t _{CLCL} -8	MM.100 1.	ns
t _{AVIV}	Address to Valid Instruction In	WW.10	312	VI VI	5t _{CLCL} -80	ns
t _{PLAZ}	PSEN Low to Address Float	WW.	10	LM 1	10	ns
t _{RLRH}	RD Pulse Width	400	100 Y.COV	6t _{CLCL} -100	WW.100	ns
t _{WLWH}	WR Pulse Width	400	1001.00	6t _{CLCL} -100	WW.100	ns
t _{RLDV}	RD Low to Valid Data In	WW	252	MITW	5t _{CLCL} -90	ns
t _{RHDX}	Data Hold After RD	0 (1)	1100 X.C.	0	MM	00 ns
t _{RHDZ}	Data Float After RD	N W	97	WILM	2t _{CLCL} -28	ns
t _{LLDV}	ALE Low to Valid Data In	TV V	517	COMITW	8t _{CLCL} -150	ns
t _{AVDV}	Address to Valid Data In	TW	585	CUMTY	9t _{CLCL} -165	ns
t _{LLWL}	ALE Low to RD or WR Low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	Address to RD or WR Low	203	MMMir	4t _{CLCL} -75	N N	ns
t _{QVWX}	Data Valid to WR Transition	23	MMM	t _{CLCL} -30	W W	ns
t _{QVWH}	Data Valid to WR High	433	WWW.	7t _{CLCL} -130	TW	ns
t _{WHQX}	Data Hold After WR	33	WWW	t _{CLCL} -25		ns
t _{RLAZ}	RD Low to Address Float	COM.	0	1. Inc.	0	ns
t _{WHLH}	RD or WR High to ALE High	43	123	t _{CLCL} -25	t _{CLCL} +25	ns






External Program Memory Read Cycle




External Data Memory Read Cycle




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

External Data Memory Write Cycle



External Clock Drive Waveforms



External Clock Drive

Symbol	Parameter	Min	Max	Units
1/t _{CLCL}	Oscillator Frequency	O WHIN	33	MHz
t _{CLCL}	Clock Period	30	Y.TOOX.COM.	ns
t _{CHCX}	High Time	12 N	N.To. COM.	ns
t _{CLCX}	Low Time	12	M. Inc. COM.	ns
t _{CLCH}	Rise Time	CONTI	NW.100 5 COM.	ns
t _{CHCL}	Fall Time	COMIT	5 COM.	ns



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www.100y.com.tw

Serial Port Timing: Shift Register Mode Test Conditions


The values in this table are valid for V_{CC} = 4.0V to 5.5V and Load Capacitance = 80 pF.

W.100 x.	OM.TW WWW.100 F. COM	12 MHz Osc		Variable (
Symbol	Parameter	Min	Max	Min	Max	Units
t _{XLXL}	Serial Port Clock Cycle Time	1.0	V1	12t _{CLCL}	OM.	μs
t _{QVXH}	Output Data Setup to Clock Rising Edge	700		10t _{CLCL} -133	OM:1	ns
t _{XHQX}	Output Data Hold After Clock Rising Edge	50	1	2t _{CLCL} -80	COM.IV	ns
t _{XHDX}	Input Data Hold After Clock Rising Edge	0.1	-T	0,1003	COMIT	ns
t _{XHDV}	Clock Rising Edge to Input Data Valid	T.M.T	700	W 100	10t _{CLCL} -133	ns

Shift Register Mode Timing Waveforms




AC Testing Input/Output Waveforms(1)



Note: 1. AC Inputs during testing are driven at V_{CC} - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.

Float Waveforms⁽¹⁾



Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

Ordering Information

WWW.100

W.100Y.CO

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	4.0V to 5.5V	AT89S52-24AC	44A	Commercial
	COMITY	AT89S52-24JC	44J	(0° C to 70° C)
	WI.	AT89S52-24PC	40P6	
	V.COM TW	AT89S52-24SC	42PS6	
	COM	AT89S52-24AI	44A	Industrial
	10x.	AT89S52-24JI	44J	(-40° C to 85° C)
	TILL YOU	AT89S52-24PI	40P6	
	CON.	AT89S52-24SI	42PS6	
33	4.5V to 5.5V	AT89S52-33AC	44A	Commercial
	N.1001. COM	AT89S52-33JC	44J	(0° C to 70° C)
	1100 Y.C.	AT89S52-33PC	40P6	
	M. T. CO.	AT89S52-33SC	42PS6	

	Package Type
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
42PS6	42-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)






特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Packaging Information

44A - TQFP



COMMON DIMENSIONS

(Unit of Measure = mm) NOM

0.80 TYP

MAX

NOTE

	A	W.	_	1.20	-x1 100
	A1	0.05	N -	0.15	NA
	A2	0.95	1.00	1.05	MMIT
	10 D	11.75	12.00	12.25	WW.
	D1	9.90	10.00	10.10	Note 2
100	E	11.75	12.00	12.25	MAN.
on ACB. vable	E1	9.90	10.00	10.10	Note 2
naximum	В	0.30	77.7	0.45	
	C .1	0.09	_	0.20	
	Г	0.45	_	0.75	

MIN

SYMBOL

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variatio
- 2. Dimensions D1 and E1 do not include mold protrusion. Allows protrusion is 0.25 mm per side. Dimensions D1 and E1 are ma plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001

Almei	23
AIIIEL	Sa


325 Orchard Parkway an Jose, CA 95131

TITLE

44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
44A	В

44J - PLCC



COMMON DIMENSIONS

D2/E2

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A ()	4.191	_	4.572	1.In
A1	2.286	_	3.048	W.10
A2	0.508	_	1/1/1/	-TV 10
D.C	17.399	W -	17.653	N 1
D1	16.510	TV	16.662	Note 2
E	17.399	- N	17.653	WWW
E1	16.510	[]	16.662	Note 2
D2/E2	14.986	W.T.M	16.002	W
В	0.660	1-17	0.813	MA
B1	0.330	7 T	0.533	
е		1.270 TYF)	

Notes:


- 1. This package conforms to JEDEC reference MS-018, Variation AC.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.


10/04/01


DRAWING NO. REV. TITLE 2325 Orchard Parkway 44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC) 44J В San Jose, CA 95131



40P6 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	II	\	4.826	700 x
A1	0.381	_	NA .	100
D	52.070	_	52.578	Note 2
ECO	15.240	J -	15.875	W.r.
E1	13.462		13.970	Note 2
В	0.356	_	0.559	
B1	1.041		1.651	AA.
Loy	3.048	TH	3.556	MAN A.
O	0.203		0.381	WW
eB	15.494	1	17.526	
e 10	DA.	2.540 TYF	5	


09/28/01


		DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)	40P6	В


■ AT89S52

Http://www. 100y. com. tw

42PS6 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	IN	- "	4.83	700 x.
A1	0.51	_ ~	NAT .	1007
DO2	36.70	_	36.96	Note 2
ECO	15.24	j –	15.88	W.F.
E1	13.46	_	13.97	Note 2
В	0.38	_	0.56	ww.
B1	0.76		1.27	N
Lov	3.05	74	3.43	MAN
С	0.20	TAN .	0.30	
eB	-1 T'O	V	18.55	
e 10	17.0	1.78 TYP		

11/6/03

<u>AIMEL</u>	2325 Orchard Parkway San Jose, CA 95131
AIMEL	San Jose, CA 95131

TITLE
42PS6 , 42-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)

DRAWING NO.	REV.
42PS6	Α

