#### **Features**


- . Low-voltage and Standard-voltage Operation
  - $-5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$
  - $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
  - $-2.5 (V_{CC} = 2.5V \text{ to } 5.5V)$
  - $-1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$
- User-selectable Internal Organization
  - 1K: 128 x 8 or 64 x 16
  - 2K: 256 x 8 or 128 x 16
  - 4K: 512 x 8 or 256 x 16
- 3-wire Serial Interface
- 2 MHz Clock Rate (5V) Compatibility
- Self-timed Write Cycle (10 ms max)
- High Reliability
  - Endurance: 1 Million Write Cycles
  - Data Retention: 100 Years
  - ESD Protection: >4000V
- Automotive Grade and Extended Temperature Devices Available
- 8-pin PDIP, 8-lead JEDEC and EIAJ SOIC, and 8-lead TSSOP Packages


## **Description**


The AT93C46/56/57/66 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64/128/256 words of 16 bits each, when the ORG pin is connected to  $V_{\rm CC}$  and 128/256/512 words of 8 bits each when it is tied to ground. The device is optimized for use in many industrial and commercial applications where low power and low voltage operations are essential. The AT93C46/56/57/66 is available in space saving 8-pin PDIP and 8-lead JEDEC and EIAJ SOIC packages. *(continued)* 


#### **Pin Configurations**

Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
VCC	Power Supply
ORG	Internal Organization
DC	Don't Connect











# 3-wire Serial EEPROMs

1K (128 x 8 or 64 x 16)

2K (256 x 8 or 128 x 16)

4K (512 x 8 or 256 x 16)

AT93C46 AT93C56 AT93C57 AT93C66

Rev. 0172L-10/99





The AT93C46/56/57/66 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a READ instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate ERASE cycle is required before WRITE. The WRITE cycle is only enabled when the part is in the

ERASE/WRITE ENABLE state. When CS is brought "high" following the initiation of a WRITE cycle, the DO pin outputs the READY/BUSY status of the part.

The AT93C46 is available in 4.5V to 5.5V, 2.7V to 5.5V, 2.5V to 5.5V, and 1.8V to 5.5V versions. The AT93C56/57/66 is available in 4.5V to 5.5V, 2.7V to 5.5V, and 2.5V to 5.5V versions.


#### **Absolute Maximum Ratings\***

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	1.0V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0 mA

#### \*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

#### **Block Diagram**



Note: 1. When the ORG pin is connected to  $V_{CC}$ , the x 16 organization is selected. When it is connected to ground, the x 8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device (of approximately 1 M $\Omega$ ) will select the x 16 organization. This feature is not available on 1.8V devices.

# Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25$  °C, f = 1.0 MHz,  $V_{CC} = +5.0$ V (unless otherwise noted).

Symbol	Test Conditions	Max	Units	Conditions	
C <sub>OUT</sub>	Output Capacitance (DO)	5 100	pF	$V_{OUT} = 0V$	
C <sub>IN</sub>	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$	

1. This parameter is characterized and is not 100% tested.

#### **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V,  $T_{AC} = 0$ °C to +70°C,  $V_{CC} = +1.8V$  to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	<b>Unit</b>
V <sub>CC1</sub>	Supply Voltage	N WWW	. TO V.COM.	1.8	MM	5.5	V
V <sub>CC2</sub>	Supply Voltage	WW WW	M. Ino. COM.	2.5	WWW.	5.5	VV
V <sub>CC3</sub>	Supply Voltage	WWW.Ioov.COM.		2.7	MMM.	5.5	V
V <sub>CC4</sub>	Supply Voltage	TIN THE	MM. Inda C. COM	4.5	WWW	5.5	V
	Supply Current	V = 5.0V	READ at 1.0 MHz		0.5	2.0	mA
I <sub>cc</sub>	Supply Current	$V_{CC} = 5.0V$	WRITE at 1.0 MHz	M. I	0.5	2.0	mA
I <sub>SB1</sub>	Standby Current	V <sub>CC</sub> = 1.8V	CS = 0V	DM. I	0	0.1	μА
I <sub>SB2</sub>	Standby Current	V <sub>CC</sub> = 2.5V	CS = 0V	OW.I	6.0	10.0	μΑ
I <sub>SB3</sub>	Standby Current	V <sub>CC</sub> = 2.7V	CS = 0V	COMIT	6.0	10.0	μA
I <sub>SB4</sub>	Standby Current	V <sub>CC</sub> = 5.0V	CS = 0V	COMIT	17	30	μΑ
I <sub>IL</sub>	Input Leakage	$V_{IN} = 0V \text{ to } V_{CC}$	W 100	COMIT	0.1	1.0	μΑ
I <sub>OL</sub>	Output Leakage	$V_{IN} = 0V \text{ to } V_{CC}$	WW.10	COM!	0.1	1.0	μΑ
V <sub>IL1</sub> <sup>(1)</sup> V <sub>IH1</sub> <sup>(1)</sup>	Input Low Voltage Input High Voltage	4.5V ≤ V <sub>CC</sub> ≤ 5.5V	WWW.I	-0.6 2.0	TW	0.8 V <sub>CC</sub> + 1	100 V
V <sub>IL2</sub> (1) V <sub>IH2</sub> (1)	Input Low Voltage Input High Voltage	1.8V ≤ V <sub>CC</sub> ≤ 2.7V	W WWW.	-0.6 V <sub>CC</sub> x 0.7	M.TW	V <sub>CC</sub> x 0.3 V <sub>CC</sub> + 1	W.IV
V <sub>OL1</sub>	Output Low Voltage	W 100 X . COM .	I <sub>OL</sub> = 2.1 mA	N.1007	JM.T	0.4	VV-V
V <sub>OH1</sub>	Output High Voltage	$4.5V \le V_{CC} \le 5.5V$	I <sub>OH</sub> = -0.4 mA	2.4	OMITY		V
V <sub>OL2</sub>	Output Low Voltage	101/21/2071	I <sub>OL</sub> = 0.15 mA	VW.100Y.	COM.TV	0.2	v.1
V <sub>OH2</sub>	Output High Voltage	$1.8V \le V_{CC} \le 2.7V$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2	T.MOD		V





#### **AC Characteristics**

Applicable over recommended operating range from  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = \text{As Specified}$ , CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	Test Condition	TW	Min	Тур	Max	Units
f <sub>SK</sub>	SK Clock Frequency	$\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$	COM.TW	0 0 0 0	100X.C	2 1 0.5 0.25	MHz
t <sub>skH</sub>	SK High Time	$\begin{array}{l} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$		250 250 500 1000		X.COM.	ns
t <sub>SKL</sub>	SK Low Time	$\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$	M.100X.COM.TA	250 250 500 1000	MMM'I	00X.CO	T.T.Wns
t <sub>cs</sub>	Minimum CS Low Time	$\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$	M.N.100X.COM	250 250 500 1000	WWW	<sup>2X·100X·</sup> C	OM ns
t <sub>css</sub>	CS Setup Time	Relative to SK	$\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$	50 50 100 200	W.	MM.100	ns
t <sub>DIS</sub>	DI Setup Time	Relative to SK	$\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$	100 100 200 400	N	MMM'I	ns ms
t <sub>CSH</sub>	CS Hold Time	Relative to SK	WW.100	0 1	M	W TO	100 ns
t <sub>DIH</sub>	DI Hold Time	Relative to SK	$\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$	100 100 200 400	TW LTW	MM	ns
t <sub>PD1</sub>	Output Delay to '1'	AC Test	$\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 2.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ 1.8 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \end{array}$	4.100X.C	WT.MC	250 250 500 1000	ns
t <sub>PD0</sub>	Output Delay to '0'	AC Test	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 2.5V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$	AMM.1002 AM.1002	COM.T.	250 250 500 1000	ns
t <sub>SV</sub>	CS to Status Valid	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $2.5V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	MMM.10	OA'CON	250 250 500 1000	ns
t <sub>DF</sub>	CS to DO in High Impedance	AC Test CS = V <sub>IL</sub>	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 2.5V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$			100 100 200 400	ns
turn	Write Cycle Time	MWW.		0.1		10	ms
t <sub>WP</sub>	vinto Oyole Tillle		$4.5V \le V_{CC} \le 5.5V$		1		ms
Endurance <sup>(1)</sup>	5.0V, 25°C, Page Mo	de		1M			Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.

## **Instruction Set for the AT93C46**

	$M^{T}$	Op	Add	ress	Da	ata	Y COM.
Instruction	SB		x 8	x 16	x 8	x 16	Comments
READ	colM	10	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>	TW	MMM.	Reads data stored in memory, at specified address.
EWEN	(CP) (CO)	00	11XXXXX	11XXXX	M.TW	WWW	Write enable must precede all programming modes.
ERASE	1	11	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>	OM:		Erase memory location A <sub>n</sub> - A <sub>0</sub> .
WRITE	1	01	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes memory location A <sub>n</sub> - A <sub>0</sub> .
ERAL	001×.	00	10XXXXX	10XXXX	COM.TV		Erases all memory locations. Valid only at $V_{\rm CC}$ = 4.5V to 5.5V.
WRAL	V.100	00	01XXXXX	01XXXX	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes all memory locations. Valid only at $V_{\rm CC}$ = 4.5V to 5.5V.
EWDS	W1101	00	00XXXXX	00XXXX	OM.	- 1	Disables all programming instructions

# Instruction Set for the AT93C57

	WW.	Ор	Add	ress	, CDa	ata	WWW. 100Y.CO.TW
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	WW.	10	A <sub>7</sub> - A <sub>0</sub>	A <sub>6</sub> - A <sub>0</sub>	M.100 X.C	ON.TW	Reads data stored in memory, at specified address.
EWEN	1	00	11XXXXXX	11XXXXX	WW.1001	.COM.TY	Write enable must precede all programming modes.
ERASE	1	141	A <sub>7</sub> - A <sub>0</sub>	A <sub>6</sub> - A <sub>0</sub>	WWW	Y.COP	Erase memory location A <sub>n</sub> - A <sub>0</sub> .
WRITE	1	01	A <sub>7</sub> - A <sub>0</sub>	A <sub>6</sub> - A <sub>0</sub>	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes memory location A <sub>n</sub> - A <sub>0</sub> .
ERAL	1	00	10XXXXXX	10XXXXX	WWW.	OOY.COM	Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V.
WRAL	1	00	01XXXXXX	01XXXXX	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V.
EWDS	1	00	00XXXXXX	00XXXXX	WW	V. C	Disables all programming instructions



#### Instruction Set for the AT93C56 and AT93C66

N.100Y.	TIM	Ор	Add	ress	Da	ata	N COM.
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	com	10	A <sub>8</sub> - A <sub>0</sub>	A <sub>7</sub> - A <sub>0</sub>	W .	WWW.	Reads data stored in memory, at specified address.
EWEN	(.C1)	00	11XXXXXXX	11XXXXXX	TW	MMA	Write enable must precede all programming modes.
ERASE	1	11	A <sub>8</sub> - A <sub>0</sub>	A <sub>7</sub> . A <sub>0</sub>	1.1	TAT VI	Erases memory location A <sub>n</sub> - A <sub>0</sub> .
WRITE	1	01	A <sub>8</sub> - A <sub>0</sub>	A <sub>7</sub> - A <sub>0</sub>	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes memory location A <sub>n</sub> - A <sub>0</sub> .
ERAL	001	00	10XXXXXXX	10XXXXXX	OMITY	1	Erases all memory locations. Valid only at V <sub>CC</sub> = 4.5V to 5.5V.
WRAL	V.100	00	01XXXXXXX	01XXXXXX	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes all memory locations. Valid when $V_{CC} = 5.0V \pm 10\%$ and Disable Register cleared.
EWDS (	1	00	00XXXXXXX	00XXXXXX	Y.C.	CM	Disables all programming instructions

#### **Functional Description**

The AT93C46/56/57/66 is accessed via a simple and versatile 3-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a Start Bit (logic "1") followed by the appropriate Op Code and the desired memory Address location.

**READ (READ):** The Read (READ) instruction contains the Address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- or 16-bit data output string.

**ERASE/WRITE (EWEN):** To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the Erase/Write Enable state, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or V<sub>CC</sub> power is removed from the part.

**ERASE (ERASE):** The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (t<sub>CS</sub>). A logic "1" at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle,  $t_{WP}$ , starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A READY/BUSY status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle,  $t_{WP}$ .

**ERASE ALL (ERAL):** The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). The ERAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .


WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). The WRAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

**ERASE/WRITE DISABLE (EWDS):** To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

Http://www.100y.com.tw

# **Timing Diagrams**

# **Synchronous Data Timing**



Note: 1. This is the minimum SK period.


# **Organization Key for Timing Diagrams**

	AT93C	46 (1K)	AT930	C56 (2K)	AT93C	57 (2K)	AT93C	66 (4K)
I/O	x 8	x 16	<b>X</b> 8	x 16	x 8	x 16	x 8	x 16
$A_N$	A <sub>6</sub>	A <sub>5</sub>	A <sub>8</sub> <sup>(1)</sup>	A <sub>7</sub> <sup>(2)</sup>	A <sub>7</sub>	A <sub>6</sub>	A <sub>8</sub>	A <sub>7</sub>
D <sub>N</sub>	D <sub>7</sub>	D <sub>15</sub>	$D_7$	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>

Note: 1. A<sub>8</sub> is a DON'T CARE value, but the extra clock is required.

2. A<sub>7</sub> is a DON'T CARE value, but the extra clock is required.

#### **READ Timing**









勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw


#### **EWEN Timing**




#### **EWDS Timing**



#### **WRITE Timing**




# WRAL Timing<sup>(1)</sup>




Note: 1. Valid only at  $V_{CC} = 4.5V$  to 5.5V.

# AT93C46/56/57/66

#### **ERASE Timing**



# TERAL Timing<sup>(1)</sup>



WWW.100Y.COM.TW Note:





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

**AT93C46 Ordering Information** 

t <sub>WP</sub> (max) (ms)	I <sub>CC</sub> (max) (μA)	I <sub>SB</sub> (max) (μΑ)	f <sub>MAX</sub> (kHz)	Ordering Code	Package	√ Operation Range
10	2000	30.0	2000	AT93C46-10PC	8P3	Commercial
	OM.TW	111	W.100 1.	AT93C46-10SC	8S1	(0°C to 70°C)
	TW	W	100X.	AT93C46R-10SC	8S1	
	A.COM.	N W	WW.	AT93C46W-10SC	8S2	
	-1 COM.1		INW.100	AT93C46-10TC	8T CO	
	OY.	30.0	2000	AT93C46-10PI	8P3	Industrial
	OUX.CO.	WI	WW 10	AT93C46-10SI	8S1	(-40°C to 85°C)
	COM		MMM.	AT93C46R-10SI	8S1	
	700 r. COV	1.1	TWW.1	AT93C46W-10SI	8S2	
	1007	M.TW	W.	AT93C46-10TI	8T . 100	
10	800	10.0	1000	AT93C46-10PC-2.7	8P3	Commercial
	W. LOV. C	DIAT	WWW	AT93C46-10SC-2.7	8S1	(0°C to 70°C)
	W.100	OWIT	-TXN	AT93C46R-10SC-2.7	8S1	
	1007.	OWIT	M	AT93C46W-10SC-2.7	8S2	
	M 1100X	COLTY	W	AT93C46-10TC-2.7	8T	
	WW. To	10.0	1000	AT93C46-10PI-2.7	8P3	Industrial
	WW.100	-1 COM.1	*1	AT93C46-10SI-2.7	8S1	(-40°C to 85°C)
	W 10	J. TOM.T		AT93C46R-10SI-2.7	8S1	
	WWW	MY.CO.	W	AT93C46W-10SI-2.7	8S2	
	MMM.	ON COM	TW	AT93C46-10TI-2.7	N 8T	
	WWW	N.100X.CON	M.TW	WWW.100Y.COM.T	IM W	MM.100X.CO.

	Package Type	
8P3	8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)	
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)	
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)	
8T	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)	
	Options	
Blank	Standard Operation (4.5V to 5.5V)	
-2.7	Low Voltage (2.7V to 5.5V)	
-2.5	Low Voltage (2.5V to 5.5V)	
R	Rotated Pinout	

# AT93C46 Ordering Information (Continued)

<sub>WP</sub> (max) (ms)	I <sub>CC</sub> (max) (μA)	I <sub>SB</sub> (max) (μΑ)	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
V. 10	600	10.0	500	AT93C46-10PC-2.5 AT93C46-10SC-2.5 AT93C46R-10SC-2.5 AT93C46W-10SC-2.5 AT93C46-10TC-2.5	8P3 8S1 8S1 8S2 8T	Commercial (0°C to 70°C)
MMM'I MMM'I MMM'IO		10.0	500	AT93C46-10PI-2.5 AT93C46-10SI-2.5 AT93C46R-10SI-2.5 AT93C46W-10SI-2.5 AT93C46-10TI-2.5	8P3 8S1 8S1 8S2 8T	Industrial (-40°C to 85°C)
10	80	0.1 0M	250 WWW	AT93C46-10PC-1.8 AT93C46-10SC-1.8 AT93C46R-10SC-1.8 AT93C46W-10SC-1.8 AT93C46-10TC-1.8	8P3 8S1 8S1 8S2 8T	Commercial (0°C to 70°C)
		C 0.1	250	AT93C46-10PI-1.8 AT93C46-10SI-1.8 AT93C46R-10SI-1.8 AT93C46W-10SI-1.8 AT93C46-10TI-1.8	8P3 8S1 8S1 8S2 8T	Industrial (-40°C to 85°C)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

	Package Type	V.CC
8P3	8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)	,
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)	
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)	
8T	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)	
	Options	
Blank	Standard Operation (4.5V to 5.5V)	
-2.7	Low Voltage (2.7V to 5.5V)	
-2.5	Low Voltage (2.5V to 5.5V)	
-1.8	Low Voltage (1.8V to 5.5V)	
R	Rotated Pinout	7





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

# OOY.COM.TW

t <sub>WP</sub> (max) (ms)	l <sub>CC</sub> (max) (μA)	I <sub>SB</sub> (max) (μA)	f <sub>MAX</sub> (kHz)	Ordering Code	Package	
W-10	2000	30.0	2000	AT93C56-10PC AT93C56-10SC AT93C56W-10SC	8P3 8S1 8S2	Commercial (0°C to 70°C)
MMM.100		30.0	2000	AT93C56-10PI AT93C56-10SI AT93C56W-10SI	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	100 X COV	10.0	1000	AT93C56-10PC-2.7 AT93C56-10SC-2.7 AT93C56W-10SC-2.7	8P3 8S1 8S2	Commercial (0°C to 70°C)
WW		10.0	1000	AT93C56-10PI-2.7 AT93C56-10SI-2.7 AT93C56W-10SI-2.7	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT93C56-10PC-2.5 AT93C56-10SC-2.5 AT93C56W-10SC-2.5	8P3 8S1 8S2	Commercial (0°C to 70°C)
		10.0	500	AT93C56-10PI-2.5 AT93C56-10SI-2.5 AT93C56W-10SI-2.5	8P3 8S1 8S2	Industrial (-40°C to 85°C)

	Package Type
8P3	8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)
	Options
Blank	Standard Operation (4.5V to 5.5V)
-2.7	Low Voltage (2.7V to 5.5V)
-2.5	Low Voltage (2.5V to 5.5V)

### AT93C57 Ordering Information

t <sub>WP</sub> (max) (ms)	l <sub>cc</sub> (max) (μΑ)	I <sub>SB</sub> (max) (μA)	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C57-10PC	8P3	Commercial
	-ow.TW		TV 100 1.	AT93C57-10SC	8S1	(0°C to 70°C)
	COTTW	W	100Y.	AT93C57W-10SC	8S2	
	Y.COM.	30.0	2000	AT93C57-10PI	8P3	Industrial
	-1 COM.		WW.IO	AT93C57-10SI	8S1	(-40°C to 85°C)
	OY.		V.100	AT93C57W-10SI	8S2	
10	800	10.0	1000	AT93C57-10PC-2.7	8P3	Commercial
	ON CON	WT	MM	AT93C57-10SC-2.7	8S1	(0°C to 70°C)
	Inc. COD	1. I	WWW.	AT93C57W-10SC-2.7	8S2	
	1.100 1.	10.0	1000	AT93C57-10PI-2.7	8P3	Industrial
	1100Y.	WI.W	W	AT93C57-10SI-2.7	8S1	(-40°C to 85°C)
	M. OUX.C.	WT	WW	AT93C57W-10SI-2.7	8S2	

	Package Type
8P3	8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)
	Options
Blank	Standard Operation (4.5V to 5.5V)
-2.7	Low Voltage (2.7V to 5.5V)
-2.5	Low Voltage (2.5V to 5.5V)






# **AT93C66 Ordering Information**

<sub>WP</sub> (max) (ms)	l <sub>cc</sub> (max) (μΑ)	l <sub>SB</sub> (max) (μA)	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
N-10 N-100Y	2000	30.0	2000	AT93C66-10PC AT93C66-10SC AT93C66W-10SC AT93C66-10TC	8P3 8S1 8S2 8T	Commercial (0°C to 70°C)
	M.COM.	30.0	2000	AT93C66-10PI AT93C66-10SI AT93C66W-10SI AT93C66-10TI	8P3 8S1 8S2 8T	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT93C66-10PC-2.7 AT93C66-10SC-2.7 AT93C66W-10SC-2.7 AT93C66-10TC-2.7	8P3 8S1 8S2 8T	Commercial (0°C to 70°C)
	M. 100X	10.0	1000	AT93C66-10PI-2.7 AT93C66-10SI-2.7 AT93C66W-10SI-2.7 AT93C66-10TI-2.7	8P3 8S1 8S2 8T	Industrial (-40°C to 85°C)
10	600	10.0	500	AT93C66-10PC-2.5 AT93C66-10SC-2.5 AT93C66W-10SC-2.5 AT93C66-10TC-2.5	8P3 8S1 8S2 8T	Commercial (0°C to 70°C)
	WWW.	10.0	500	AT93C66-10PI-2.5 AT93C66-10SI-2.5 AT93C66W-10SI-2.5 AT93C66-10TI-2.5	8P3 8S1 8S2 8T	Industrial (-40°C to 85°C)


	Package Type	
8P3	8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)	
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)	
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)	
8T	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)	
	Options	
Blank	Standard Operation (4.5V to 5.5V)	
-2.7	Low Voltage (2.7V to 5.5V)	
-2.5	Low Voltage (2.5V to 5.5V)	

# **Packaging Information**


8P3, 8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-001 BA



8S1, 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) Dimensions in Inches and (Millimeters)



8S2. 8-lead. 0.200" Wide. Plastic Gull Wing Small Outline (EIAJ SOIC) Dimensions in Inches and (Millimeters)



8T, 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP) Dimensions in Millimeters and (Inches)\*

∏∏∏PIN 1

