### Features

- Low-voltage and Standard-voltage Operation
  - $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
  - 1.8 (V<sub>CC</sub> = 1.8V to 5.5V)
- User Selectable Internal Organization - 16K: 2048 x 8 or 1024 x 16
- Three-wire Serial Interface
- Sequential Read Operation
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- 2 MHz Clock Rate (5V) Compatibility
- Self-timed Write Cycle (10 ms max)
- High Reliability
  - Endurance: 1 Million Write Cycles
  - Data Retention: 100 Years
- Automotive Devices Available
- 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3), and 8lead TSSOP Packages
- Die Sales: Wafer Form, Waffle Pack and Bumped Wafers

## Description

The AT93C86A provides 16384 bits of serial electrically erasable programmable read only memory (EEPROM), organized as 1024 words of 16 bits each when the ORG pin is connected to  $V_{CC}$  and 2048 words of eight bits each when it is tied to ground. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The AT93C86A is available in space saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3), and 8-lead TSSOP packages.

Table 1. Pin Configurations		
Pin Name	Function	
CS	Chip Select	
SK	Serial Data Clock	
DI	Serial Data Input	
DO	Serial Data Output	
GND	Ground	
VCC	Power Supply	
ORG	Internal Organization	
DC	Don't Connect	

	$\square$	~	]
CS 🗆		8	
SK 🗆	2	7	
DI	3	6	🗅 ORG
DO 🗆	4	5	GND
	COM	- 1	W
	8-lead S	SOI	С
		-	

材料 886-3-5753170

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

特力

cs 🗆	K CO	8	- vcc
SK 🖂	2	7	DC 🗆
DI 🖂	3	6	🗀 ORG
	4	5	GND GND
	_ 1</td <td>~~~</td> <td></td>	~~~	

8-lead TSSOP

8 🗆 VCC
7 🗖 DC
6 🗆 ORG
5 🗖 GNE

Ultra Thin Mini-MAP (MLP 2x3)

VCC	8	1	CS
DC		2	-
ORG	6	3	DI
GND	5	4	DC



## Three-wire Serial EEPROM

### 16K (2048 x 8 or 1024 x 16)

## AT93C86A


Rev. 3408G-SEEPR-7/06





The AT93C86A is enabled through the Chip Select pin (CS), and accessed via a threewire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The Write cycle is completely self-timed and no separate Erase cycle is required before Write. The Write cycle is only enabled when the part is in the Erase/Write Enable state. When CS is brought "high" following the initiation of a Write cycle, the DO pin outputs the Ready/Busy status of the part. The AT93C86A is available in a 2.7V to 5.5V version.

### **Absolute Maximum Ratings\***



Note: When the ORG pin is connected to Vcc, the x 16 organization is selected. When it is connected to ground, the x 8 organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the x 16 organization is selected.

### 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

### Table 2. Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from T<sub>A</sub> = 25°C, f = 1.0 MHz, V<sub>CC</sub> = +5.0V (unless otherwise noted)

Symbol	Test Conditions		COM	Max	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (DO)	WW.100 *	COM.	5	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub>	Input Capacitance (CS, SK, DI)	W . 100	100	-5	pF	$V_{IN} = 0V$

WWW.100Y.COM.T Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V,  $T_{AE} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition	W V 100	Min	Тур	Max	Unit
V <sub>CC1</sub>	Supply Voltage	MT.MO.	WWW.10	1.8	M.	5.5	v
V <sub>CC2</sub>	Supply Voltage	OOY.COM.TW	WWWINI	2.7	TW	5.5	100 V
V <sub>CC3</sub>	Supply Voltage	100Y.COM	MMM N	4.5	A.TW	5.5	100
1	Current Current		READ at 1.0 MHz	100Y.CO	0.5	2.0	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.0V$	WRITE at 1.0 MHz	100Y.CU	0.5	2.0	mA
I <sub>SB1</sub>	Standby Current	V <sub>CC</sub> = 1.8V	CS = 0V	100Y.C	0	0.1	μA
I <sub>SB2</sub>	Standby Current	V <sub>CC</sub> = 2.7V	CS = 0V	YOUT	6.0	10.0 🔨	μA
I <sub>SB3</sub>	Standby Current	V <sub>CC</sub> = 5.0V	CS = 0V	VIN. LOOT	17	30	μA
I <sub>IL</sub>	Input Leakage	$V_{IN} = 0V$ to $V_{CC}$	TW X	WWW.LOOM	0.1	3.0	μA
I <sub>OL</sub>	Output Leakage	$V_{IN} = 0V$ to $V_{CC}$	ONLY	WWW.IC	0.1	3.0	μA
V <sub>IL1</sub> <sup>(1)</sup> V <sub>IH1</sub> <sup>(1)</sup>	Input Low Voltage Input High Voltage	$2.7V \leq V_{CC} \leq 5.5V$	COM.TW	-0.6 2.0	00Y.COM	0.8 V <sub>CC</sub> + 1	V
V <sub>IL2</sub> <sup>(1)</sup> V <sub>IH2</sub> <sup>(1)</sup>	Input Low Voltage Input High Voltage	$1.8V \le V_{CC} \le 2.7V$	N.COM.TW	-0.6 V <sub>CC</sub> x 0.7	100 X.C	V <sub>CC</sub> x 0.3 V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage		I <sub>OL</sub> = 2.1 mA	MW	100Y.	0.4	V
V <sub>OH1</sub>	Output High Voltage	$2.7V \leq V_{CC} \leq 5.5V$	I <sub>OH</sub> = -0.4 mA	2.4	1009	.COM TW	V
V <sub>OL2</sub>	Output Low Voltage		I <sub>OL</sub> = 0.15 mA	NV	100	0.2	v
V <sub>OH2</sub>	Output High Voltage	$1.8V \le V_{CC} \le 2.7V$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2	WW.ru	N.COM	V V



AT93C86A





### Table 4. AC Characteristics

Applicable over recommended operating range from  $T_{AI} = -40^{\circ}C$  to + 85°C,  $T_{AE} = -40^{\circ}C$  to +125°C,  $V_{CC} = As$  Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
f <sub>SK</sub>	SK Clock Frequency	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ 1.8V \leq V_{CC} \\ \leq 5.5V \\ \end{array}$	WWW.100X.CO	0 0 0	W.	2 1 0.25	MHz
t <sub>sĸн</sub>	SK High Time	$\begin{array}{l} 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \end{array}$	WWW.100Y.C	250 1000	N.	WW.100	ns
t <sub>SKL</sub>	SK Low Time	$\begin{array}{l} 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \end{array}$	WWW.1001	250 1000		WWW.I	ns
t <sub>CS</sub>	Minimum CS Low Time	$\begin{array}{l} 2.7V \leq V_{CC} \\ 1.8V \leq V_{CC} \\ \leq 5.5V \end{array}$	WWW.100	250 1000	W.	WWW	ns
t <sub>css</sub>	CS Setup Time	Relative to SK	$\begin{array}{l} 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \end{array}$	50 200	WT	MM	ns
t <sub>DIS</sub>	DI Setup Time	Relative to SK	$\begin{array}{l} 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$	100 400	M.T.W	WW	ns
t <sub>CSH</sub>	CS Hold Time	Relative to SK		0	MIT		ns
t <sub>DIH</sub>	DI Hold Time	Relative to SK	$\begin{array}{l} 2.7V \leq V_{CC} \\ 1.8V \leq V_{CC} \\ \leq 5.5V \end{array}$	100 400	OMIN		ns
t <sub>PD1</sub>	Output Delay to "1"	AC Test	$\begin{array}{l} 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$	W.100Y	CONT.	250 1000	ns
t <sub>PD0</sub>	Output Delay to "0"	AC Test	$\begin{array}{l} 2.7V \leq V_{CC} \ \leq 5.5V \\ 1.8V \leq V_{CC} \ \leq 5.5V \end{array}$	WW.100	N.COM!	250 1000	ns
t <sub>sv</sub>	CS to Status Valid	AC Test	$\begin{array}{l} 2.7 V \leq V_{CC} \leq 5.5 V \\ 1.8 V \leq V_{CC} \leq 5.5 V \end{array}$	WWW.10	oy.con	250 1000	ns
t <sub>DF</sub>	CS to DO in High Impedance	AC Test CS = V <sub>IL</sub>	$\begin{array}{l} 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$	WWW.	100Y.CC	150 400	ns
+	Write Cycle Time		$1.8V \leq V_{CC} \leq 5.5V$	0.1	3	10	ms
t <sub>WP</sub>	Write Cycle Time	W	COMIN		N.100	COMUL	ms
Endurance <sup>(1)</sup>	5.0V, 25°C, Page Mo	de		1M	W.100 T.	COM.T	Write Cycles

Note: 1. This parameter is characterized and is not 100% tested. WWW.100Y.COM.TW

4

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## AT93C86A

Table 5. In	struction Se	t for the	AT93C86A
-------------	--------------	-----------	----------

	W.10	COM.	Addr	ess	Data		WW.LOOV.COM
Instruction	SB	Op Code	x 8	x 16	x 8	x 16	Comments
READ	N <sup>1</sup> N	10	$A_{10} - A_0$	$A_9 - A_0$	OM.I.	N	Reads data stored in memory, at specified address.
EWEN	11	00	11XXXXXXXXXX	11XXXXXXXXX	COM!	N N	Write enable must precede all programming modes.
ERASE	1	11.11	$A_{10} - A_0$	$A_9 - A_0$	V.COM	Wm	Erases memory location $A_n - A_0$ .
WRITE	1	01	$A_{10} - A_0$	$A_9 - A_0$	$D_{7} - D_{0}$	$D_{15} - D_0$	Writes memory location $A_n - A_0$ .
ERAL	1	00	10XXXXXXXXX	10XXXXXXXX	100X.CC	M.IW	Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V.
WRAL	1	00	01XXXXXXXXX	01XXXXXXXX	$D_7 - D_0$	D <sub>15</sub> - D <sub>0</sub>	Writes all memory locations. Valid when $V_{CC} = 4.5V$ to 5.5V and Disable Register cleared.
EWDS	1	00	00XXXXXXXXX	00XXXXXXXX	VN.100	Y.COM.	Disables all programming instructions.

## Functional Description

The AT93C86A is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. *A valid instruction starts with a rising edge of CS* and consists of a Start Bit (logic "1") followed by the appropriate Op Code and the desired memory address location.

**READ (READ):** The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- or 16-bit data output string. The AT93C86A supports sequential read operations. The device will automatically increment the internal address pointer and clock out the next memory location as long as CS is held high. In this case, the dummy bit (logic "0") will not be clocked out between memory locations, thus allowing for a continuous stream of data to be read.

**ERASE/WRITE (EWEN):** To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or  $V_{CC}$  power is removed from the part.

**ERASE (ERASE):** The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). A logic "1" at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

**WRITE (WRITE):** The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle  $t_{WP}$  starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of






250 ns ( $t_{CS}$ ). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A Ready/Busy status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle  $t_{WP}$ .

**ERASE ALL (ERAL):** The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t<sub>CS</sub>). The ERAL instruction is valid only at V<sub>CC</sub> = 5.0V  $\pm$  10%.

**WRITE ALL (WRAL)**: The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). The WRAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

**ERASE/WRITE DISABLE (EWDS):** To protect against accidental data disturbance, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



1. This is the minimum SK period. Note:


## **Organization Key for Timing Diagrams**

nization Key f	or Timing Dia	grams			
,	A A A A A A A A A A A A A A A A A A A	CONTRACT	AT93C86A (*	16K)	MMA
I/O	MMM TOO	x 8	WWW.	x 16	WW
A <sub>N</sub>	MMM.100	A <sub>10</sub>	WWWI	A <sub>9</sub>	WY
D <sub>N</sub>	W.100	D <sub>7</sub>	I.WWW	D <sub>15</sub>	17










AT93C86A

8


## AT93C86A







WWW.100



Note: WWW.100 WWW.100Y.COM.

WWW.100Y.CO

WWW.100Y.COM.TW

勝 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100Y.

### AT93C86A 10

## AT93C86A Ordering Information<sup>(1)</sup>

Ordering Code	Package	Operation Range
AT93C86A-10PU-2.7 <sup>(2)</sup> AT93C86A-10PU-1.8 <sup>(2)</sup> AT93C86A-10SU-2.7 <sup>(2)</sup> AT93C86A-10SU-1.8 <sup>(2)</sup> AT93C86A-10TU-2.7 <sup>(2)</sup> AT93C86A-10TU-1.8 <sup>(2)</sup> AT93C86AY1-10YU-1.8 <sup>(2)</sup> (Not recommended for new design) AT93C86AY6-10YH-1.8 <sup>(3)</sup>	8P3 8P3 8S1 8S1 8A2 8A2 8A2 8Y1 8Y6	Lead-Free/Halogen-Free/ Industrial Temperature (–40°C to 85°C)
AT93C86A-W1.8-11 <sup>(4)</sup>	Die Sale	Industrial Temperature (–40°C to 85°C)

Notes: 1. For 2.7V devices used in a 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics tables.

2. "U" designates Green package + RoHS compliant.

3. "H" designates Green Package + RoHS compliant, with NiPdAu Lead Finish.

4. Available in Waffle pack and Wafer form; order as SL788 for inkless Wafer form. Bumped die available upon request. Please contact Serial EEPROM marketing.

> 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WW.100Y.COM

	Package Type
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)
8Y6	8-lead, 2.00 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3 mm)
	Options
-2.7	Low Voltage (2.7V to 5.5V)
-1.8	Low Voltage (1.8V to 5.5V)


WWW.100Y.COM






## **Packaging Information**

### 8P3 - PDIP




Http://www.100y.com.tw

3408G-SEEPR-7/06









## **AT93C86A**






Top View




勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### End View






Side View

		, incubaro	,	
SYMBOL	MIN	NOM	MAX	NOTE
D	2.90	3.00	3.10	2, 5
E	1.102	6.40 BSC	W	
E1	4.30	4.40	4.50	3, 5
А	01.70	<u></u>	1.20	-1
A2	0.80	1.00	1.05	0
b 🔨	0.19	. 00-X.C	0.30	4
е	WWW	0.65 BSC	COM.	W
L	0.45	0.60	0.75	- T
L1	M.	1.00 REF	100	1.1

- Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.
  - 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side.
  - 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side.
  - 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm. 5/30/02
  - 5. Dimension D and E1 to be determined at Datum Plane H.

		DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	<b>8A2</b> , 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)	8A2	В





# Revision History WWW.100Y.COM.TW

Doc. Rev.	Comments
3408F	Revision history implemented.
	Deleted 'Preliminary' status from datasheet; Added 'Ultra Thin' description MLP 2x3 package; Deleted '1.8V not available' on Figure 1 Note; Added
	range on Table 4 under Write Cycle Time.

WWW.100Y.COM.TW

WWW.100Y.

WWW.100

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.T

WWW.100Y

WWW.100Y.COM.TW

