
Features

- Industry-standard Architecture
 - Low-cost, Easy-to-use Software Tools
- High-speed, Electrically Erasable Programmable Logic Devices
 - 5 ns Maximum Pin-to-pin Delay
- CMOS- and TTL-compatible Inputs and Outputs
 - Latch Feature Holds Inputs to Previous Logic States
- Pin-controlled Standby Power (10 µA Typical)
- Advanced Flash Technology
 - Reprogrammable
 - 100% Tested
- High-reliability CMOS Process
 - 20-year Data Retention
 - 100 Erase/Write Cycles
 - 2,000V ESD Protection
 - 200 mA Latch-up Immunity
- Dual Inline and Surface Mount Packages in Standard Pinouts
- PCI-compliant
- True Input Transition Detection "Z" and "QZ" Version


Pin Configurations

All Pinouts Top View

Pin Name	Function
CLK	Clock
IN	Logic Inputs
I/O	Bi-directional Buffers
GND	Ground
VCC	+5V Supply
PD	Power-down







DIP/SOIC

			. 40
CLK/IN 🗆	1	24	□ vcc
IN 🗆	2	23	□ I/O
IN 🗆	3	22	□ I/O
IN/PD	4	21	□ I/O
IN 🗆	5	20	□ 1/0
IN 🗆	6	19	□ I/O
IN 🗆	7	18	□ 1/0
IN 🗆	8	17	□ 1/0
IN 🗆	9	16	□ I/O
IN 🗆	10	15	□ I/O
IN [11	14	□ I/O
GND [12	13	□IN

Note: For all PLCCs (except "-5"), pins 1, 8, 15 and 22 can be left unconnected. However, if they are connected, superior performance will be achieved.



Highperformance EE PLD

ATF22V10CQ


See separate datasheet for ATF22V10CZ and ATF22V10CQZ options.

Rev. 0735P-PLD-01/02





Logic Diagram



Description

The ATF22V10C is a high-performance CMOS (electrically erasable) programmable logic device (PLD) that utilizes Atmel's proven electrically erasable Flash memory technology. Speeds down to 5 ns and power dissipation as low as 100 μ A are offered. All speed ranges are specified over the full 5V \pm 10% range for industrial temperature ranges, and 5V \pm 5% for commercial temperature ranges.

Several low-power options allow selection of the best solution for various types of power-limited applications. Each of these options significantly reduces total system power and enhances system reliability.

Absolute Maximum Ratings*

Temperature under Bias	40°C to +85°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V ⁽¹⁾
Voltage on Input Pins with Respect to Ground during Programming	2.0V to +14.0V ⁽¹⁾
Programming Voltage with Respect to Ground	2.0V to +14.0V ⁽¹⁾

*NOTICE

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

DC and AC Operating Conditions

V .	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V _{CC} Power Supply	5V ± 5%	5V ± 10%

Compiler Mode Selection

WW.100Y.COM.TW	PAL Mode	GAL Mode	Power-down Mode ⁽¹⁾
	(5828 Fuses)	(5892 Fuses)	(5893 Fuses)
Synario	ATF22V10C (DIP)	ATTF22V10C DIP (UES)	ATF22V10C DIP (PWD)
	ATF22V10C (PLCC)	ATF22C10C PLCC (UES)	ATF22V10C PLCC (PWD)
WINCUPL	P22V10	G22V10	G22V10CP
	P22V10LCC	G22V10LCC	G22V10CPLCC

Note: 1. These device types will create a JEDEC file which when programmed in ATF22V10C devices will enable the power-down mode feature. All other device types have the feature disabled.

DC Characteristics


Symbol	Parameter	Condition				Тур	Max	Units
I _{IL}	Input or I/O Low Leakage Current	$0 \le V_{IN} \le V_{IL} (Max)$	$0 \le V_{IN} \le V_{IL} (Max)$					μΑ
I _{IH}	Input or I/O High Leakage Current	$3.5 \le V_{IN} \le V_{CC}$	OV.CONIT	W	WW	VW.100	10.0	μА
	WW.1007.CC	W.TW.	C-5, 7, 10	Com.	V	85.0	130.0	mA
	WW.100Y.C	OM.TW WY	C-10	Ind.		90.0	140.0	mA
	Power Supply Current,	$V_{CC} = Max$	C-15	Com.		65.0	90.0	mA
I _{cc}	Standby	V _{IN} = Max, Outputs Open	C-15	Ind.	T	65.0	115.0	mA
	WW 100Y	.Com.TW	CQ-15	Com.	- 7	35.0	55.0	mA
	WWW.100	Y.CO.TW W	CQ-15	Ind.	N	35.0	70.0	mA
WW	Clocked Power Supply Current	OY.CO. TY	C-5, 7, 10	Com.	L.M.	- N	150.0	mA
		V _{CC} = Max, Outputs Open, f = 15 MHz	C-10	Ind.	TW	1	160.0	mA
			C-15	Com.	NTN	70.0	90.0	mA
I _{CC2}			C-15	Ind.	WILL	70.0	90.0	mA
			CQ-15	Com.	TI	40.0	60.0	mA
			CQ-15	Ind.	011	40.0	80.0	mA
	Power Supply Current,	V _{CC} = Max	MMA	Com.	CO_{M_2}	10.0	100.0	μA
I _{PD}	PD Mode	V _{IN} = 0, Max	WW	Ind.	COM	10.0	100.0	μA
I _{OS} ⁽¹⁾	Output Short Circuit Current	V _{OUT} = 0.5V	I WY	M.100	Y.CON	WII	-130.0	mA
V _{IL}	Input Low Voltage	WW.100Y.COM.T	WWW. TOOK CONTINUE WAS IN TO		-0.5		0.8	٧
V _{IH}	Input High Voltage	WW 100Y. COM.	M. A.		2.0		V _{CC} +0.75	٧
V _{OL}	Output Low Voltage	$V_{IN} = V_{IH}$ or V_{IL} ,	I _{OL} = 16 mA	Com., Ind.			0.5	V
		V _{CC} = Min	I _{OL} = 12 mA	Mil.			0.5	٧
V _{OH}	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = \text{Min}$ $I_{OH} = -4.0 \text{ mA}$		2.4			V	

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.





AC Waveforms (1)



Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

AC Characteristics⁽¹⁾

	WW. 7100Y.COM.TW	-5		-7 M.TW		-10		101-15		William
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{PD}	Input or Feedback to Combinatorial Output	1.0	5.0	3.0	7.5	3.0	10.0	3.0	15.0	ns
t _{CO}	Clock to Output	1.0	4.0	2.0	4.5(2)	2.0	6.5	2.0	8.0	ns
t _{CF}	Clock to Feedback	N N	2.5	MAIN	2.5	TW	2.5	WWW	2.5	Cns
t _S	Input or Feedback Setup Time	3.0		3.5	N.CO	4.5		10.0	N.In	ns
t _H	Hold Time	0		0	ov C	0	N	0	11.10	ns
	External Feedback 1/(t _S + t _{CO})	142.0		125.0 ⁽³⁾	100 2	90.0	N.N.	55.5	$MM \cdot I_I$	MHz
f_{MAX}	Internal Feedback 1/(t _S + t _{CF})	166.0	T	142.0	100	117.0	-XXI	80.0	WW.	MHz
	No Feedback 1/(t _{WH} + t _{WL})	166.0	T	166.0	M.100.	125.0	, I v	83.3	WW	MHz
t _W	Clock Width (t _{WL} and t _{WH})	3.0		3.0	JW.100	3.0		6.0	N N	ns
t _{EA}	Input or I/O to Output Enable	2.0	6.0	3.0	7.5	3.0	10.0	3.0	15.0	ns
t _{ER}	Input or I/O to Output Disable	2.0	5.0	3.0	7.5	3.0	9.0	3.0	15.0	ns
t _{AP}	Input or I/O to Asynchronous Reset of Register	3.0	7.0	3.0	10.0	3.0	12.0	3.0	20.0	ns
t _{AW}	Asynchronous Reset Width	5.5	Mr.	7.0	WWW	8.0			15.0	ns
t _{AR}	Asynchronous Reset Recovery Time	4.0	OMr.	5.0		6.0			10.0	ns
t _{SP}	Setup Time, Synchronous Preset	4.0	CO_{M} .	4.5		6.0			10.0	ns
t _{SPR}	Synchronous Preset to Clock Recovery Time	4.0		5.0		8.0			10.0	ns

Notes: 1. See ordering information for valid part numbers.

- 2. 5.5 ns for DIP package devices.
- 3. 111 MHz for DIP package devices.

4 ATF22V10C(Q)


Power-down AC Characteristics⁽¹⁾⁽²⁾⁽³⁾

1100Y.	WW. TWOY.CO		-5		-7 10		-10		-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{IVDH}	Valid Input before PD High	5.0	N	7.5	VI TAN	10.0	MOD	15.0		ns
t _{GVDH}	Valid OE before PD High	0	LM	0	M.	000		0		ns
t _{CVDH}	Valid Clock before PD High	0	TW	0	WW	000		MIT		ns
t _{DHIX}	Input Don't Care after PD High	I.CU	5.0		7.0	× 10	10.0	TIM	15.0	ns
t _{DHGX}	OE Don't Care after PD High	N.CO	5.0	Ñ	7.0	1	10.0	om.	15.0	ns
t _{DHCX}	Clock Don't Care after PD High	OY.C	5.0	N	7.0	M.	10.0		15.0	ns
t _{DLIV}	PD Low to Valid Input	OOY.C	5.0	rW)	7.5	MAIN	10.0	Con	15.0	ns
t _{DLGV}	PD Low to Valid $\overline{\text{OE}}$	LOON.	15.0	TW	20.0	WWW	25.0	Y.COP	30.0	ns
t _{DLCV}	PD Low to Valid Clock	1.100	15.0	TW	20.0	WW	25.0	N.CO	30.0	√ ns
t _{DLOV}	PD Low to Valid Output	W.Inc	20.0	11.	25.0	WV	30.0	MY.C	35.0	√ ns


Notes:

- 1. Output data is latched and held.
- 2. High-Z outputs remain high-Z.
- 3. Clock and input transitions are ignored.

Input Test Waveforms and Measurement Levels



Commercial Output Test Loads



Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

	Тур	Max	Units	Conditions
C _{IN}	5	8	pF	V _{IN} = 0V
C _{OUT}	6	COM. 8	pF	V _{OUT} = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.




Power-up Reset

The registers in the ATF22V10Cs are designed to reset during power-up. At a point delayed slightly from V_{CC} crossing V_{RST} , all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- The V_{CC} rise must be monotonic, and starts below 0.7V,
- 2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and
- 3. The clock must remain stable during tpp.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Preload of Registered Outputs

The ATF22V10C's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

Electronic Signature Word

There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.

Parameter	Description	Тур	Max	Units
t _{PR}	Power-up Reset Time	600	1,000	ns
V _{RST}	Power-up Reset Voltage	3.8	4.5	V00

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF22V10C fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.

The security fuse should be programmed last, as its effect is immediate.

Programming/ Erasing


Programming/erasing is performed using standard PLD programmers. See "CMOS PLD Programming Hardware & Software Support" for information on software/programming.

Input and I/O Pinkeeper Circuits


The ATF22V10C contains internal input and I/O pin-keeper circuits. These circuits allow each ATF22V10C pin to hold its previous value even when it is not being driven by an external source or by the device's output buffer. This helps to ensure that all logic array inputs are at known valid logic levels. This reduces system power by preventing pins from floating to indeterminate levels. By using pin-keeper circuits rather than pull-up resistors, there is no DC current required to hold the pins in either logic state (high or low).

These pin-keeper circuits are implemented as weak feedback inverters, as shown in the Input Diagram below. These keeper circuits can easily be overdriven by standard TTL-or CMOS-compatible drivers. The typical overdrive current required is $40 \, \mu A$.

Input Diagram



I/O Diagram







Power-down Mode

The ATF22V10C includes an optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin (Pin 4 on the DIP/SOIC packages and Pin 5 on the PLCC package). When the PD pin is high, the device supply current is reduced to less than 100 mA. During power-down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in an undetermined state at the onset of power-down will remain at the same state. During power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is enabled in the logic design file. Designs using the power-down pin may not use the PD pin logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.


PD pin configuration is controlled by the design file, and appears as a separate fuse bit in the JEDEC file. When the power-down feature is not specified in the design file, the IN/PD pin will be configured as a regular logic input.

Note: Some programmers list the 22V10 JEDEC compatible 22V10C (no PD used) separately from the non-22V10 JEDEC compatible 22V10CEX (with PD used).

WWW.100Y.COM.TV


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


Functional Logic Diagram ATF22V10C







ATF22V10C/CQ SUPPLY CURRENT VS. SUPPLY VOLTAGE ($T_A = 25^{\circ}$ C)







ATF22V10C/CQ SUPPLY CURRENT VS.
INPUT FREQUENCY (Voc = 5V. T. = 25°C)







ATF22V10C/CQ OUTPUT SOURCE CURRENT VS.






ATF22V10C/CQ OUTPUT SINK CURRENT VS.










Http://www.100y.com.tw










ATF22V10C/CQ NORMALIZED T_{co} VS. V_{cc}







ATF22V10C/CQ NORMALIZED T_{SU} VS. V_{CC}





ATF22V10C/CQ NORMALIZED T_{PD} VS.









勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw





ATF22V10C(Q) Ordering Information

t _{PD} (ns)	t _s (ns)	t _{co} (ns)	Ordering Code	Package	Operation Range
W. 5	COM.T	4	ATF22V10C-5JC	28J	Commercial (0°C to 70°C)
7.5	3.5	4.5	ATF22V10C-7JC ATF22V10C-7PC ATF22V10C-7SC ATF22V10C-7XC	28J 24P3 24S 24X	Commercial (0°C to 70°C)
WWW.	100X'CC	M.I.	ATF22V10C-7JI	28J	Industrial (-40°C to 85°C)
10 WW	4.5	6.5	ATF22V10C-10JC ATF22V10C-10PC ATF22V10C-10SC ATF22V10C-10XC	28J 24P3 24S 24X	Commercial (0°C to 70°C)
A.	NWW.100	oy.com	ATF22V10C-10JI ATF22V10C-10PI ATF22V10C-10SI ATF22V10C-10XI	28J 24P3 24S 24X	Industrial (-40°C to 85°C)
15	W 10	1008 V.100Y.CO	ATF22V10C-15JC ATF22V10C-15PC ATF22V10C-15SC ATF22V10C-15XC	28J 24P3 24S 24X	Commercial (0°C to 70°C)
	M.	M.M.100X	ATF22V10C-15JI ATF22V10C-15PI ATF22V10C-15SI ATF22V10C-15XI	28J 24P3 24S 24X	Industrial (-40°C to 85°C)
15	10	8	ATF22V10CQ-15JC ATF22V10CQ-15PC ATF22V10CQ-15SC ATF22V10CQ-15XC	28J 24P3 24S 24X	Commercial (0°C to 70°C)
		MAN	ATF22V10CQ-15JI ATF22V10CQ-15PI ATF22V10CQ-15SI ATF22V10CQ-15XI	28J 24P3 24S 24X	Industrial (-40°C to 85°C)

Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

	Package Type				
28J	28-lead, Plastic J-leaded Chip Carrier (PLCC)				
24P3	24-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
24S	24-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)				
24X	24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)				





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw


0.318(0.0125)

0.191(0.0075)

D2/E2

Packaging Information

28J - PLCC



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	4.191	_	4.572	JW.10
A1	2.286	_	3.048	- XXI 1
A2	0.508		- 1/	MAL
D	12.319		12.573	MMM
D1	11.430		11.582	Note 2
EIOU	12.319	$V:\overline{I}_{AA}$	12.573	1
E1	11.430	M-TV	11.582	Note 2
D2/E2	9.906	7 T	10.922	
В	0.660	OA	0.813	
B1	0.330	_	0.533	
е	1.270 TYP			

Notes:


- 1. This package conforms to JEDEC reference MS-018, Variation AB.
- Dimensions D1 and E1 do not include mold protrusion.
 Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.


10/04/01


	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	28J , 28-lead, Plastic J-leaded Chip Carrier (PLCC)	28J	В

Http://www.100y.com.tw

24P3 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-001, Variation AF.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	11		5.334	700 x.
A1	0.381	_	MAT.	1007
D.O.	31.623	_	32.131	Note 2
ECO	7.620	J -	8.255	W.r.
E1	6.096	· _	7.112	Note 2
В	0.356	_	0.559	-TW.1
B1	1.270		1.551	N
Loy	2.921	T 1	3.810	MAL
O	0.203	N.	0.356	WW
eB	-1 FO]	1. L	10.922	
eC	0.000	$M_{\overline{A}_{LM}}$	1.524	
е		2.540	ГҮР	


09/28/01

		DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	24P3 , 24-lead (0.300"/7.62 mm Wide) Plastic Dual Inline Package (PDIP)	24P3	С





24S - SOIC



24X - TSSOP

Http://www.100y.com.tw Dimensions in Millimeter and (Inches)* JEDEC STANDARD MO-153 AD Controlling dimension: millimeters 0.30(0.012)0.19(0.007) 4.48(0.176) 6.50(0.256) 4.30(0.169) 6.25(0.246) PIN 1 ID PIN 1 0.65(0.0256)BSC 7.90(0.311) 7.70(0.303) 1.20(0.047)MAX 0.15(0.006) 0.05(0.002) 0.20(0.008)0º ~ 8º 0.09(0.004) 0.75(0.030) 0.45(0.018)

04/11/2001

*A*IMEL

2325 Orchard Parkway San Jose, CA 95131

TITLE

24X, 24-lead (4.4 mm body width) Plastic Thin Shrink Small Outline Package (TSSOP)

DRAWING NO.

24X

Α

REV.

