Features

- Single Voltage Operation
 - 5V Read
 - 5V Reprogramming
- Fast Read Access Time 55 ns
- Internal Program Control and Timer
- 8K bytes Boot Block With Lockout
- Fast Erase Cycle Time 10 seconds
- Byte By Byte Programming 50 μs/Byte
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
 - 50 mA Active Current
 - 100 μA CMOS Standby Current
- Typical 10,000 Write Cycles

Description

The AT49F020 is a 5-volt-only in-system Flash Memory. Its 2 megabits of memory is organized as 262,144 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 55 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 μ A.


To allow for simple in-system reprogrammability, the AT49F020 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49F020 is performed by erasing the entire 2 megabits of memory and then programming on a byte by byte basis. The byte programming time is a fast 50 μs . The end of a program cycle can be optionally detected by the DATA polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

(continued)

Pin Configurations

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect

PLCC Top View






勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

NC [1	32	□ vcc
A16 □	2	31	□ WE
A15 □	3	30	□ A17
A12 □	4	29	□ A14
A7 □	5	28	□ A13
A6 □	6	27	□ A8
A5 □	7	26	□ A9
A4 🗆	8	25	□ A11
A3 🗆	9	24	□ ŌĒ
A2 🗆	10	23	□ A10
A1 🗆	11	22	CE
A0 □	12	21	□ I/O7
1/00 □	13	20	□ I/O6
I/O1 🗆	14	19	□ I/O5
1/02 □	15	18	□ I/O4
GND [16	17	□ I/O3
		<u>U</u>	

TSOP Top View
Type 1





2-Megabit (256K x 8) 5-volt Only CMOS Flash Memory

AT49F020

0567B-A-8/97






The optional 8K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code,

and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

Block Diagram



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Device Operation

READ: The AT49F020 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

ERASURE: Before a byte can be reprogrammed, the 256K bytes memory array (or 248K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is $t_{\rm EC}$. If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs last, and the data latched on the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs first. Programming is completed after the specified t_{BP} cycle

time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000H to 01FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lock-out feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F020 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F020 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F020 in the following ways: (a) V_{CC} sense: if V_{CC} is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.

Command Definition (in Hex)

Command	Bus	1st I Cyc		2nd Cy			Bus cle		Bus cle	5th Cyc			Bus cle
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{OUT}	COM.	- XXI	4	WW	100	$CO_{M}.$			WW.	VOO.
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Byte Program	4	5555	AA	2AAA	55	5555	A0	Addr	D _{IN}	1.1			1.100
Boot Block Lockout ⁽¹⁾	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90	MM.	00Y.C	COM.T	N	W	WW.
Product ID Exit	3	5555	AA	2AAA	55	5555	F0	WWW	17002	CO_M	TW		NWV
Product ID Exit	1	XXXX	F0	AN.100	A.Co.	M.TW	J	WW	W.100	Y.CO	I.TW		W

Notes: 1. The 8K byte boot sector has the address range 00000H to 01FFFH.

2. Either one of the Product ID exit commands can be used.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C	V
Storage Temperature65°C to +150°C	
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V	
All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V	
Voltage on OE with Respect to Ground0.6V to +13.5V	

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





DC and AC Operating Range

MMM.To	COMP.	AT49F020-55	AT49F020-70	AT49F020-90
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply	, CO	5V ± 10%	5V ± 10%	5V ± 10%

Operating Modes

- F					
Mode	CE	ŌĒ	WE	Air	1001/0
Read	V _{IL}	V _{IL}	V _{IH}	Ai	D _{OUT}
Program ⁽²⁾	VIL	V _{IH}	V _{IL}	Ai	D _{IN}
Standby/Write Inhibit	V _{IH} CO	X ⁽¹⁾	X	M. TOOX CX TOTAL	High Z
Program Inhibit	X C	X	V _{IH}	MAN. TOON COME	MAIN TOON CO
Program Inhibit	X	V _{IL}	X	WWW.100Y.COMETW	MAIN. 100 A.C.
Output Disable	X	V _{IH}	X	MAM're COM	High Z
Product Identification	M. Too	COM.	TW.	WWW.roc COM. TV	MMM
Hardwara	WW.100	OX.COM	LTW	A1 - A17 = V_{IL} , A9 = V_{H} , (3) A0 = V_{IL}	Manufacturer Code ⁽⁴⁾
Hardware	V _{IL}	V _{IL}	V _{IH}	A1 - A17 = V _{IL} , A9 = V _H , (3) A0 = V _{IH}	Device Code ⁽⁴⁾
Software ⁽⁵⁾	WWW.	TOON.CO	Divi-	A0 = V _{IL} , A1 - A17=V _{IL}	Manufacturer Code ⁽⁴⁾
Sollware	WWW			A0 = V _{IH} , A1 - A17=V _{IL}	Device Code ⁽⁴⁾

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to AC Programming Waveforms.

3. $V_H = 12.0V \pm 0.5V$.

4. Manufacturer Code: 1FH, Device Code 0BH.

5. See details under Software Product Identification Entry/Exit.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DC Characteristics


Symbol	Parameter	Condition		Min	Max	Units
I _{LI}	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$	WWW	Jos. C	10	μΑ
I _{LO}	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$	WW	1.700	10	μΑ
	V Oterseller Comment OMOS	OF 1/ 0 0/4-1/	Com.	W.100	100	μΑ
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}}$	Ind.	M.100	300	μΑ
I _{SB2}	V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V _{CC}	CE = 2.0V to V _{CC}		301	mA
I _{CC} ⁽¹⁾	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA	×1	WW.10	50	mA
V _{IL}	Input Low Voltage	M. 1001.COM.T.			0.8	V
V _{IH}	Input High Voltage	W. 1001. COM.	L.M.	2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			.45	V
V _{OH1}	Output High Voltage	I _{OH} = -400 μA		2.4		V
V _{OH2}	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$,	4.2		V

Note: In the erase mode, I_{CC} is 90 mA.

AC Read Characteristics

777	M. Inc. COM.	AT49F020-55		AT49F020-70		AT49F020-90		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay	MW.Ioo	55	TW	70	W.1007	90	ns
t _{CE} ⁽¹⁾	CE to Output Delay	MW.In	55	TW	70	111.100	90	ns
t _{OE} ⁽²⁾	OE to Output Delay	0	30	0	35	0	40	ns
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	25	0 0	25	0	25	ns
t _{OH}	Output Hold from OE, CE or Address, whichever occurred first	0	V.100X.C	0	N	0	100X.CC	ns


AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .

- 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC} .
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first $(C_1 = 5 \text{ pF})$.
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load



Pin Capacitance⁽¹⁾

 $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})$

(* * * * * * * * * * * * * * * * * * *				
	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Http://www.100y.com.tw

Note: 1. This parameter is characterized and is not 100% tested.






AC Byte Load Characteristics


Symbol	Parameter CO	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Set-up Time	0	100 Y.CO	ns
t _{AH}	Address Hold Time	50	N. TOON.CC	ns
t _{CS}	Chip Select Set-up Time	0 0	W. Tooy.C	ns
t _{CH}	Chip Select Hold Time	0	W. Inc.	ns
t _{WP}	Write Pulse Width (WE or CE)	90	MM. Joo	ns
t _{DS}	Data Set-up Time	50	MW.Ino	C ns
t _{DH} , t _{OEH}	Data, OE Hold Time	0	MMilos	ns
t _{WPH}	Write Pulse Width High	90	MANTA	ns

AC Byte Load Waveforms

WE Controlled



CE Controlled




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

AT49F020


Program Cycle Characteristics

Symbol	Parameter	Min V	Тур	Max	Units
t _{BP}	Byte Programming Time	NITW	10	50	μs
t _{AS}	Address Set-up Time	O WELLOW	WWW	00Y.CO	ns
t _{AH}	Address Hold Time	50	MMM.	100 Y.CO	ns
t _{DS}	Data Set-up Time	50	MMM	100Y.C	ns
t _{DH}	Data Hold Time	V.CON O	WW	100X.	ns
t _{WP}	Write Pulse Width	90	WV	Youx	ns
t _{WPH}	Write Pulse Width High	90	W	1111.100	Cons
t _{EC}	Erase Cycle Time	Ing OM.	11	10	seconds

Program Cycle Waveforms



Chip Erase Cycle Waveforms



Note: $\overline{\text{OE}}$ must be high only when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are both low.






Data Polling Characteristics (1)

Symbol	Parameter	MMM. TOON. COME. TW	Min	Тур	Max	Units
t _{DH}	Data Hold Time	MMM.Inc.COM.	10	MM.	W.Com	ns
t _{OEH}	OE Hold Time	MAM. Too N. COM.	10	MAN	ON COM	ns
t _{OE}	OE to Output Delay (2)	M. Ing COM.	rW.	NWW	ON CO	ns
t _{WR}	Write Recovery Time	A. T.M. Jan X. COM	0	WWW	Jan Co	ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10	I.Co.	M	ns
t _{OEH}	OE Hold Time	10	O.Y.CO.	IW	ns
t _{OE}	OE to Output Delay ⁽²⁾	WWW.	ON.COL	TW	ns
t _{OEHP}	OE High Pulse	150	100 A'CO	WTM	ns
t _{WR}	Write Recovery Time	0	. CC	TW	ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).


- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Software Product Identification Entry(1)



Software Product Identification Exit⁽¹⁾




1. Data Format: I/O7 - I/O0 (Hex); Notes: Address Format: A14 - A0 (Hex).

- $A1 A17 = V_{IL}$ 2. The device does not remain in identification mode if powered down.

 The device T
- WWW.100Y.COM.TV WWW.100Y.COM.TW
- The device returns to standard operation mode.
- Manufacturers Code: 1FH Device Code: 0BH.

WWW.100Y.CO! **Boot Block Lockout Feature Enable Algorithm**(1)



Data Format: I/O7 - I/O0 (Hex): Address Format: A14 - A0 (Hex).

Boot block lockout feature enabled.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



Ordering Information (1)

t _{ACC} (ns)	I _{CC} (mA)		MAIN., CON.CO.	WY WY	TY TOOK
	Active	Standby	Ordering Code	Package	Operation Range
55	50	0.1	AT49F020-55JC	32J	Commercial
	100	Y.COM.T	AT49F020-55PC	32P6	(0° to 70°C)
	MAN	OY.CO	AT49F020-55TC	32T	
	50	0.3	AT49F020-55JI	32J	Industrial
	WWW.	COL	AT49F020-55PI	32P6	(-40° to 85°C)
	N N	100 x CO	AT49F020-55TI	32T	
70	50	0.1	AT49F020-70JC	32J	Commercial
		N 100Y.	AT49F020-70PC	32P6	(0° to 70°C)
		1007.	AT49F020-70TC	32T	
	50	0.3	AT49F020-70JI	32J	Industrial
		WW. LOOK	AT49F020-70PI	32P6	(-40° to 85°C)
		WWW.100	AT49F020-70TI	32T	
90	50	0.1	AT49F020-90JC	32J	Commercial
		W.10	AT49F020-90PC	32P6	(0° to 70°C)
		WW.	AT49F020-90TC	32T	
	50	0.3	AT49F020-90JI	32J	Industrial
		WWW	AT49F020-90PI	32P6	(-40° to 85°C)
		WW	AT49F020-90TI	32T	

Note: The AT49F020 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 01FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Package Type				
32J	32 Lead, Plastic, J-Leaded Chip Carrier Package (PLCC)			
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
32T	32 Lead, Thin Small Outline Package (TSOP)			