Features

- 80C52 Compatible
 - 8051 Pin and Instruction Compatible
 - Four 8-bit I/O Ports
 - Three 16-bit Timer/Counters
 - 256 Bytes Scratchpad RAM
- High-speed Architecture
- 40 MHz at 5V, 30 MHz at 3V
- X2 Speed Improvement Capability (6 Clocks/Machine Cycle)
- 30 MHz at 5V, 20 MHz at 3V (Equivalent to 60 MHz at 5V, 40 MHz at 3V)

勝特力材料 886-3-5753170

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

- Dual Data Pointer
- On-chip ROM/EPROM (8Kbytes)
- Programmable Clock Out and Up/Down Timer/Counter 2
- Asynchronous Port Reset
- Interrupt Structure with
 - 6 Interrupt Sources
 - 4 Level Priority Interrupt System
- Full Duplex Enhanced UART
 - Framing Error Detection
 - Automatic Address Recognition
- Low EMI (Inhibit ALE)
- Power Control Modes
 - Idle Mode
 - Power-down Mode
 - Power-off Flag
- Once Mode (On-chip Emulation)
- Power Supply: 4.5 5.5V, 2.7 5.5V
- Temperature Ranges: Commercial (0 to 70°C) and Industrial (-40 to 85°C)
- Packages: PDIL40, PLCC44, VQFP44 1.4, PQFP44 (13.9 footprint)

Description

TS80C52X2 is high performance CMOS ROM, OTP, EPROM and ROMless versions of the 80C51 CMOS single chip 8-bit microcontroller.

The TS80C52X2 retains all features of the 80C51 with extended ROM/EPROM capacity (8 Kbytes), 256 bytes of internal RAM, a 6-source, 4-level interrupt system, an on-chip oscilator and three timer/counters.

In addition, the TS80C52X2 has a dual data pointer, a more versatile serial channel that facilitates multiprocessor communication (EUART) and an X2 speed improvement mechanism.

The fully static design of the TS80C52X2 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.

The TS80C52X2 has 2 software-selectable modes of reduced activity for further reduction in power consumption. In the idle mode the CPU is frozen while the timers, the serial port and the interrupt system are still operating. In the power-down mode the RAM is saved and all other functions are inoperative.



8-bit Microcontroller 8 Kbytes ROM/OTP, ROMIess

TS80C32X2 TS87C52X2 TS80C52X2 AT80C32X2 AT80C52X2 AT87C52X2









Table 1. Memory Size

WWW.100	ROM (bytes)	EPROM (bytes)	TOTAL RAM (bytes
TS80C32X2	CONO	0	256
TS80C52X2	8k	0	256
TS87C52X2	00	8k	256

W.100Y.COM.T Block Diagram WWW.100Y.COM.TW WWW.100Y.COM.TW



勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

2

IN.COM.TW

WW.100Y.COM.T

WWW.100Y.CON


SFR Mapping WWW.100Y.COM.TW WWW.100

The Special Function Registers (SFRs) of the TS80C52X2 fall into the following categories:

- C51 core registers: ACC, B, DPH, DPL, PSW, SP, AUXR1 •
- I/O port registers: P0, P1, P2, P3
- Timer registers: T2CON, T2MOD, TCON, TH0, TH1, TH2, TMOD, TL0, TL1, TL2, RCAP2L, RCAP2H WWW.100Y.COM.TW
- Serial I/O port registers: SADDR, SADEN, SBUF, SCON WWW.100Y.COM.TW
- Power and clock control registers: PCON
- Interrupt system registers: IE, IP, IPH
- Others: AUXR, CKCON WWW.100Y.COM

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Reserved

~	Bit Addressable	Non Bit Addressable							
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h	WWW.10	ov.com.	Wn	WWW.100	N.COM.	N N	NIN: 100Y	COMPLEX	FFh
F0h	B 0000 0000	100Y.COM	I.TW	WWW.10	NOX.COM.		NWW.100	LCOM.TV	F7h
E8h		V.100X.CO	M.TW	WINNY.	TOO T. COM		WWW.10	N.COM.	EFh
E0h	ACC 0000 0000	W.100X.C	ON.TW	WWW	1001.COL	MIN	WWW.I	100Y.COM	E7h
D8 h	W	WW.100Y.	COWLIN	WW	W.100Y.CC	OM.TW	WWW	1.100Y.CO	DFh
D0 h	PSW 0000 0000	NWW.100	Y.COM.TY	N N	WW.100Y.	COM.TW	WW	W.100Y.CU	D7h
C8 h	T2CON 0000 0000	T2MOD XXXX XX00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000	Y Y	WW.1001	CFh
C0 h		WWW.	100Y.COM	NT.	WWW.10	ov.con.t	N N N	WWW.100	C7h
B8h	IP XX00 0000	SADEN 0000 0000	N.1001.CO	N.TW	WWW.	100Y.COM	LTW.	WWW.IC	BFh
B0h	P3 1111 1111	M.M.	W.100X.C	WT.MO	WWY	V.100X.CO		IPH XX00 0000	B7h
A8h	IE 0X00 0000	SADDR 0000 0000	WW.100Y	COM.TW	WW WW	VW.100Y.C	WT.MO	WW.	AFh
A0h	P2 1111 1111		AUXR1 XXXX XXX0	N.COM.T	N N	WW.100Y	COM.TW	WW	A7h
98h	SCON 0000 0000	SBUF XXXX XXXX	WWW.I	ON.COM.	IW	WWW.100	N.COM.T	A A	9Fh
90h	P1 1111 1111		WWW.	.100Y.CO.	I.TW	WWW.I	JOY.COM.	TW IT	97h
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR XXXXXXX0	CKCON XXXX XXX0	8Fh
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000	CON.IW	WW	N.100 Y.CC	PCON 00X1 0000	87h
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	


Table 2. All SFRs with their address and their reset value

WWW.100Y.COM WWW.100Y.CC

MEL

TS8xCx2X2 4

Pin Configuration







OM.TW

	Mnemonic	W	Pin Nu	mber	Туре	Name and Function
		DIL	LCC	VQFP 1.4	M.L M.T	N WWW.100Y.COM.TW
	V _{SS}	20	22	16	M.	Ground: 0V reference
	Vss1	N	1	39	COM	Optional Ground: Contact the Sales Office for ground connection.
	V _{cc}	40	44	38		Power Supply: This is the power supply voltage for normal, idle and power-down operation
	P0.0-P0.7	39- 32	43- 36	37-30	I/O	Port 0 : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as
	DMC OM.TW COM.TV LCOM.T	N N	. 4	ANNA ANNA ANNA	00X. 100X 100X 100 100	high impedance inputs.Port 0 pins must be polarized to Vcc or Vss in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s. Port 0 also inputs the code bytes during EPROM programming. External pull-ups are required during program verification during which P0 outputs the code bytes.
	P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled
	1.00X.CO.00 1.000X.CO 1.100X.CC 1.100X.CC	M.T OM	17 N N	4	A A A A A A A A	high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pull-ups. Port 1 also receives the low-order address byte during memory programming and verification. Alternate functions for Port 1 include:
	W.100Y.	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout
	WW.1005	2	3	41		T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
	P2.0-P2.7	21- 28	24- 31	18-25	I/O	Port 2 : Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled
86-21 86-75	3-5753170 1-54151736 55-8329878 com. tw		100 100 100 100 100	M.1 0M.1 0M.1 20M.1 20M.1 20M.1 200 200 200 200 200 200 200 200 200 20	N N N N N	high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high- order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX atDPTR). In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX atRi), port 2 emits the contents of the P2 SFR. Some Port 2 pins receive the high order address bits during EPROM programming and verification: P2.0 to P2.4
	P3.0-P3.7	10- 17	11, 13- 19	5, 7-13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As
		V	NN.	.100Y.C	CON One	inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Port 3 also serves the special features of the 80C51 family, as listed below.
		10	11	5		RXD (P3.0): Serial input port
		11	13	7	0	TXD (P3.1): Serial output port
		12	14	8	I	INT0 (P3.2): External interrupt 0

TS8xCx2X2

6

W.100Y.CUA

Mnemonic	11.	Pin Nu	nber	Туре	Name and Function	
W	DIL	LCC	VQFP 1.4	VT.N	WWW.100Y.COM.TW	
1	13	15	9	MIT	INT1 (P3.3): External interrupt 1	
	14	16	10	OM.	T0 (P3.4): Timer 0 external input	
<i>A</i> 1	15	17	1011	Mon	T1 (P3.5): Timer 1 external input	
LM.	16	18	12	0	WR (P3.6): External data memory write strobe	
TW	17	19	13	0	RD (P3.7): External data memory read strobe	
Reset	9	10	4_0	2.1 01.0	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .	
ALE/PROG	30	33	27	O (I)	Address Latch Enable/Program Pulse: Output pulse latching the low byte of the address during an access external memory. In normal operation, ALE is emitted constant rate of 1/6 (1/3 in X2 mode) the oscillator frec and can be used for external timing or clocking. Note the ALE pulse is skipped during each access to external c memory. This pin is also the program pulse input (PRC during EPROM programming. ALE can be disabled by SFR's AUXR.0 bit. With this bit set, ALE will be inactive during internal fetches.	
PSEN	29	32	26	0	Program Store ENable: The read strobe to external program memory. When executing code from the external program memory, <u>PSEN</u> is activated twice each machine cycle, except that two <u>PSEN</u> activations are skipped during each access to external data memory. <u>PSEN</u> is not activated during fetches from internal program memory.	
ĒĀ/V _{PP}	31 07.0 100 100 100 100	35	29		External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 3FFFH (RB) or 7FFFH (RC), or FFFFH (RD). If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH (RB) or 7FFFH (RC) EA must be held low for ROMless devices. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming. If security level 1 is programmed, EA will be internally latched on Reset.	
XTAL1	19	21	15		Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier	

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



100Y.COM.1

WWW.100Y.COM

WWW.



TS80C52X2 Enhanced Features

In comparison to the original 80C52, the TS80C52X2 implements some new features, which are:

- The X2 option
- The Dual Data Pointer
- The 4 level interrupt priority system
- The power-off flag
- The ONCE mode
- The ALE disabling
- Some enhanced features are also located in the UART and the Timer 2

X2 Feature

The TS80C52X2 core needs only 6 clock periods per machine cycle. This feature called "X2" provides the following advantages:


- Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power
- Save power consumption while keeping same CPU power (oscillator power saving)
- Save power consumption by dividing dynamically operating frequency by 2 in operating and idle modes
- Increase CPU power by 2 while keeping same crystal frequency

In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by software.

Description

The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 1. shows the clock generation block diagram. X2 bit is validated on XTAL1+2 rising edge to avoid glitches when switching from X2 to STD mode. Figure 2 shows the mode switching waveforms.


Figure 1. Clock Generation Diagram



TS8xCx2X2

8

Figure 2. Mode Switching Waveforms



The X2 bit in the CKCON register (See Table 3.) allows to switch from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature (X2 mode).

Note: In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all peripherals using clock frequency as time reference (UART, timers) will have their time reference divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. UART with 4800 baud rate will have 9600 baud rate.

Table 3. CKCON Register

CKCON - Clock Control Register (8Fh)

1007X.C	6	5		4	3	2.112	1	100
100Y.	M.I.W	-	V		107.00	MITH	ZA M	X2
Bit Number	Bit Mnemonic	Descript	ion	NNN	.1001.C	OM.IW	W	M.M.10
7.10	N.COM	Reserve The valu		from this	bit is indeterr	ninate. Do not	set this bit.	CWWW.
6	00Y.CON	Reserve The valu		from this	bit is indeterr	ninate. Do not	set this bit.	WWW
5	100Y.CC	Reserve The valu		from this	bit is indeterr	ninate. Do not	set this bit.	WW
4	W.100Y.	Reserve The valu	-	from this	bit is indeterr	ninate. Do not	set this bit.	W
3	WW.100X	Reserve The valu		from this	bit is indeterr	ninate. Do not	set this bit.	
2	WW.10	Reserve The valu		from this	bit is indeterr	ninate. Do not	set this bit.	
1	WWW.I	Reserve The valu		from this	bit is indeterr	ninate. Do not	set this bit.	
0	X2	Clear to	select 1	heral clo 12 clock p clock perio	eriods per m	achine cycle (S ine cycle (X2 n	STD mode, F _{OS} node, F _{OSC} =F _X	_C =F _{XTAL} /2). _{TAL}).

Reset Value = XXXX XXX0b

Not bit addressable

For further details on the X2 feature, please refer to ANM072 available on the web (http://www.atmel.com)



特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



Dual Data Pointer Register (Ddptr)

The additional data pointer can be used to speed up code execution and reduce code size in a number of ways.

The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called

DPS = AUXR1/bit0 (See Table 5.) that allows the program code to switch between them (Refer to Figure 3).




Table 4. AUXR1: Auxiliary Register 1

100Y	CONT.T	A AMAN	GF3	1.10	-WAN	DPS
Bit Number	Bit Mnemonic	Description	V.100X.C	OM.TW	MM	W.1
7	N.CON	Reserved The value read from this	bit is indeterm	inate. Do not	set this bit.	WW
6	100X-CO	Reserved The value read from this	bit is indeterm	inate. Do not	set this bit.	NW.
5	V.100Y.C	Reserved The value read from this	bit is indeterm	inate. Do not	set this bit.	M.
4	W.100Y	Reserved The value read from this	bit is indeterm	inate. Do not	set this bit.	
3	GF3	This bit is a general purp	oose user flag	1.1002.	OM.TW	
2	0	Reserved Always stuck at 0	MM	W.100 X.	COM.TW	
1	WWW.	Reserved The value read from this	bit is indeterm	inate. Do not	set this bit.	
_	WAR	Data Pointer Selection	47 1			
0	DPS	Clear to select DPTR0. Set to select DPTR1.		a state and the state of the st	-3-5753170	
	ue = XXXX > dressable	кххо	胜特力电		21-54151736 755-83298787 y. com. tw	

Figure 3. Use of Dual Pointer

10 **TS8xCx2X2**

Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a 'source' pointer and the other one as a "destination" pointer.

ASSEMBLY LANGUAGE

; Block move using dual data pointers ; Destroys DPTR0, DPTR1, A and PSW ; note: DPS exits opposite of entry state ; unless an extra INC AUXR1 is added

00A2 AUXR1 EQU 0A2H

0000 909000MOV DPTR,#SOURCE ; address of SOURCE 0003 05A2 INC AUXR1 ; switch data pointers 0005 90A000 MOV DPTR,#DEST ; address of DEST 0008 LOOP: 0008 05A2 INC AUXR1 ; switch data pointers 000A E0 MOVX A,atDPTR ; get a byte from SOURCE 000B A3 INC DPTR ; increment SOURCE address 000C 05A2 INC AUXR1 ; switch data pointers 000E F0 MOVX atDPTR,A ; write the byte to DEST 000F A3 INC DPTR ; increment DEST address 0010 70F6JNZ LOOP ; check for 0 terminator 0012 05A2 INC AUXR1 ; (optional) restore DPS

INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





Timer 2

The timer 2 in the TS80C52X2 is compatible with the timer 2 in the 80C52. It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2, connected in cascade. It is controlled by T2CON register (See Table 5) and T2MOD register (See Table 6). Timer 2 operation is similar to Timer 0 and Timer 1. C/T2

selects $F_{OSC}/12$ (timer operation) or external pin T2 (counter operation) as the timer clock input. Setting TR2 allows TL2 to be incremented by the selected input.

Timer 2 has 3 operating modes: capture, autoreload and Baud Rate Generator. These modes are selected by the combination of RCLK, TCLK and CP/RL2 (T2CON), as described in the Atmel 8-bit Microcontroller Hardware description.

Refer to the Atmel 8-bit Microcontroller Hardware description for the description of Capture and Baud Rate Generator Modes.

In TS80C52X2 Timer 2 includes the following enhancements:

- Auto-reload mode with up or down counter
- Programmable clock-output

Auto-reload Mode

The Auto-reload mode configures timer 2 as a 16-bit timer or event counter with automatic reload. If DCEN bit in T2MOD is cleared, timer 2 behaves as in 80C52 (refer to the Atmel 8-bit Microcontroller Hardware description). If DCEN bit is set, timer 2 acts as an Up/down timer/counter as shown in Figure 4. In this mode the T2EX pin controls the direction of count.

When T2EX is high, timer 2 counts up. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.

When T2EX is low, timer 2 counts down. Timer underflow occurs when the count in the timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers. The underflow sets TF2 flag and reloads FFFFh into the timer registers.

The EXF2 bit toggles when timer 2 overflows or underflows according to the the direction of the count. EXF2 does not generate any interrupt. This bit can be used to provide 17-bit resolution.

WW.100Y.COM

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 4. Auto-reload Mode Up/Down Counter (DCEN = 1)

(UP COUNTING RELOAD VALUE)

Programmable Clock-output

In the clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 5) . The input clock increments TL2 at frequency $F_{OSC}/2$. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers :

$$Clock - OutFrequency = \frac{F_{osc}}{4 \times (65536 - RCAP2H/RCAP2L)}$$

For a 16 MHz system clock, timer 2 has a programmable frequency range of 61 Hz $(F_{OSC}/2^{16})$ to 4 MHz $(F_{OSC}/4)$. The generated clock signal is brought out to T2 pin (P1.0)

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.

It is possible to use timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.








Table 5. T2CON Register

7	6	Y.C5	4	3	2	1.11	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	С/Т2#	CP/RL2#
Bit Number	Bit Mnemonic	Description	M.TW	WW	NW.1007	.com	W
7	TF2	Timer 2 overf Must be cleard Set by hardwa	ed by software	e. overflow, if RC	LK = 0 and T	CLK = 0.	LTW LTW
6	EXF2	EXEN2=1. When set, cau interrupt is en:	pture or a relo uses the CPU abled. ed by software	bad is caused b to vector to tim e. EXF2 doesn'	er 2 interrupt	routine when	timer 2
5	RCLK		mer 1 overflov	w as receive clo as receive cloc			
4	TCLK		mer 1 overflov	w as transmit c as transmit clo			
3 00 Y.CC	EXEN2	Set to cause a	e events on Ta	it 2EX pin for time load when a ne ed to clock the	egative transi		oin is
2	TR2	Timer 2 Run Clear to turn of Set to turn on	off timer 2.	100Y.CON	M.TW	WW	M.1003.
1.100 WW.100	C/T2#		[•] operation (in r operation (ir	put from internation put from T2 inp			. Must be 0
0	CP/RL2#	timer 2 overflo Clear to Auto- EXEN2=1.	TCLK=1, CP/I w. reload on time	it RL2# is ignored er 2 overflows o ransitions on T	or negative tra	ansitions on T2	

WWW.100Y.C

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



WWW.100Y.COM

WWW.100Y.CO

W.100Y.COM.TW



Table 6. T2MOD Register

7	6	Y.C5	4	3	2	T2OE		
		101.UU	AT N		N.1001.	TZUE	DCEN	
Bit Number	Bit Mnemonic	Description	MT.M	W	WW.100	X.COM.T	TW	
7	W-WW	Reserved The value r	ead from this b	it is indetermir	nate. Do not s	set this bit.	NT.I	
6	MA	Reserved The value r	ead from this b	it is indetermir	nate. Do not s	set this bit.	M.I.W	
5	- W	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	N - 1	Reserved The value r	ead from this b	it is indetermir	nate. Do not s	set this bit.	.COM.	
31.1	- W	Reserved The value r	ead from this b	it is indetermir	nate. Do not s	et this bit.	V.CON	
2	T.M.	Reserved The value r	ead from this b	it is indetermir	nate. Do not s	et this bit.	00Y.CC	
0Y.COM	T2OE	Clear to pro	tput Enable b ogram P1.0/T2 ram P1.0/T2 as	as clock input		MMM.	100X.C	
100X.C	DCEN	Clear to dis	nter Enable bi able timer 2 as le timer 2 as u	up/down cour		MM	M.1003	

WW.100X.COM.TW

WWW.100Y.C

WW.100Y.COM.TW

Reset Value = XXXX XX00b Not bit addressable WWW.100Y.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

TS80C52X2 Serial I/O Port

The serial I/O port in the TS80C52X2 is compatible with the serial I/O port in the 80C52. It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates


Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 6).

Figure 6. Framing Error Block Diagram



When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 9.) bit is set.

Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 7. and Figure 8.).

Figure 7. UART Timings in Mode 1







Figure 8. UART Timings in Modes 2 and 3



Automatic Address Recognition

The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set).

Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices.

If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

To support automatic address recognition, a device is identified by a given address and a broadcast address.

Note: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect).

Given Address

Each device has an individual address that is specified in SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's given address. The don't-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed. To address a device by its individual address, the SADEN mask byte must be 1111 1111b.

For example:

SADDR0101 0110b SADEN1111 1100b Given0101 01XXb

The following is an example of how to use given addresses to address different slaves

Slave A:SADDR1111 0001b <u>SADEN1111 1010b</u> Given1111 0X0Xb Slave B:SADDR1111 0011b <u>SADEN1111 1001b</u> Given1111 0XX1b

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Slave C:SADDR1111 0010b SADEN1111 1101b Given1111 00X1b

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g.

18 **TS8xCx2X2**

1111 0000b).

For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

SADDR 0101 0110b SADEN 1111 1100b Broadcast =SADDR OR SADEN1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:SADDR1111 0001b SADEN1111 1010b Broadcast1111 1X11b.

Slave B:SADDR1111 0011b SADEN1111 1001b Broadcast1111 1X11B,

Slave C:SADDR=1111 0010b <u>SADEN1111 1101b</u> Broadcast1111 1111b 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX XXXb (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

Table 7. SADEN Register

SADEN - Slave	Address	Mask	Register	(B9h)	ſ
---------------	---------	------	----------	-------	---

WIT	6	CO 5	4	3	2.00	1	0
	W.100 .	COM.		WW.	In Co	MI.	
Reset Valu Not bit add	e = 0000 0 ressable	000b					
ahle 8 S	ADDR Reg	gister					
	Slave Addre	ess Regist	er (A9h)				
		ess Registo 5	er (A9h) 4	3	2	1	0





Table 9. SCON Register

	6	ol Register (98 5	4	3	W.1002Y.C	OMITW	0
FE/SM0	SM1	SM2	REN	TB8	RB8	TI	RI
Bit Number	Bit Mnemonic	Description	TW.	4	NWW.1007	Y.COM.TV	N
7	FE	Framing Error b Clear to reset the Set by hardware SMOD0 must be	error state, when an inv	not cleare alid stop b	oit is detected.	bit.	I.M.
M.TW	SM0	Serial port Mode Refer to SM1 for SMOD0 must be	serial port n			bit	M.TW
6	SM1	Serial port Mode SM0 SM1 Max 0 0 0 0 1 1 1 0 2 1 1 3	ode Descri	Register JART JART F	Baud Rate F _{XTAL} /12 (/6 in X2 /ariable F _{XTAL} /64 or F _{XTAL} /ariable	? mode) /32 (/32, /16 in X2	2 mode)
5	SM2	Serial port Mode Clear to disable r Set to enable mu eventually mode	nultiprocess tiprocessor	sor commu communio	nication feature. ation feature in r	mode 2 and 3, an	d
100Y.C	REN	Reception Enab Clear to disable s Set to enable ser	erial recept		M.TW M.TW	WWW WWW	100 1. 100 1.
W.1005	TB8	Transmitter Bit 8 Clear to transmit Set to transmit a	a logic 0 in	the 9th bit		3. WW	W.100
3100	100	Receiver Bit 8 / I Cleared by hardw		it received eived is a	is a logic 0. logic 1.	node 0 RB8 is no	t used.
2	RB8	In mode 1, if SM2	2 = 0, RB8 i			1 X X	11
MM.10	RB8 TI		pt flag edge interru at the end o	pt.	it time in mode 0	or at the beginni	ng of the

Reset Value = 0000 0000b Bit addressable WWW.100

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Table 10. PCON Register PCON - Power Control Register (87h)

7	6	C5	4	3	2	171	0		
SMOD1	SMOD0	ON.GOM	POF	GF1	GF0	PD	IDL		
Bit Number	Bit Mnemonic	Descriptio	M.TW	M.	WW.1007.	COM.TV	N N		
7	SMOD1		t Mode bit 1 ect double bau	ud rate in mode	.e 1, 2 or 3.	N.COM.	LM		
6	SMOD0	Clear to sel		n SCON registe SCON registe		100Y.COM	M.T.W		
5	W -	Reserved The value r		bit is indetern	ninate. Do not s	set this bit.	M.M.		
	POF	Clear to rec	Power-off Flag Clear to recognize next reset type. The by hardware when VCC rises from 0 to its nominal voltage. Can also be set y software.						
COM 3 V.COM	GF1	Cleared by		eral purpose us ourpose usage.		WWW.100	N.COM		
2	GF0	Cleared by		eral purpose us ourpose usage		WWW.	100X.CC		
.109 ^{Y.C}	PD	Cleared by	wn mode bit y hardware wh er power-down	nen reset occur n mode.	rs.	MM	N.100Y.		
0001	IDL	Idle mode Clear by ha		n interrupt or re	eset occurs.	M.U.	NW.100		

Reset Value = 00X1 0000b Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw




WWW.100Y.C



Interrupt System

The TS80C52X2 has a total of 6 interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (timers 0, 1 and 2) and the serial port interrupt. These interrupts are shown in Figure 9.

Figure 9. Interrupt Control System



Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (See Table 12.). This register also contains a global disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (See Table 13.) and in the Interrupt Priority High register (See Table 14.). shows the bit values and priority levels associated with each combination.

Table 11.	Priority	Level Bit	Values
-----------	----------	-----------	--------

IPH.x	1.1.	IP.x	WN.100,	Interrupt Level Priority
0,1001.00	N.TW	0	WW.100	0 (Lowest)
0 1001	MIT	1	N.WW.10	CONCLUMENT
W 1 W.1001.	OM.TY	0	WWW.	2
V1 .1002.	COM.T	1	WAR	3 (Highest)

A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level



are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

Table 12. IE Register

7	6	5.00	4	3	2 00	Y. 1	0
EA	N-W	ET2	ES	ET1 🔨	EX1	ET0	EX0
Bit Number	Bit Mnemonic	Description	.com.TV	4	WWW.1	001.CON	N.TY
7.14	EA	Enable All int Clear to disabl Set to enable a If EA=1, each clearing its ow	e all interrupts all interrupts. interrupt source	ce is individual	ly enabled or	disabled by se	etting or
61		Reserved The value read	d from this bit	is indeterminat	te. Do not se	t this bit.	v.col
	ET2	Timer 2 overf Clear to disabl Set to enable t	e timer 2 over	flow interrupt.	7	WWW.10	07.CC
00 4. CC	ES	Serial port En Clear to disabl Set to enable s	e serial port ir		LM M	WWW WWW	100X.
3	ET1	Timer 1 overf Clear to disabl Set to enable t	e timer 1 over	flow interrupt.	T.TW	MM	W.100
2	EX1	External inter Clear to disabl Set to enable of	e external inte	errupt 1.	OM.TW	M M	WW.
111.1	ET0	Timer 0 overf Clear to disabl Set to enable t	e timer 0 over	flow interrupt.	COM.TV	W	WWY
0	EX0	External inter Clear to disabl Set to enable of	e external inte	errupt 0.	Y.COM.	TW.	W

WW

WWW.100Y.COM.TW 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Table 13. IP Register

7	6 100	5	4	3	2	CON1.1	0		
-	W.10	PT2	PS	PT1	PX1	PT0	PX0		
Bit Number	Bit Mnemonic	Descriptio	n _M .TW	N	M.M.100	Y.COM.	LM.		
7	MMA	Reserved The value r	ead from this	s bit is indeter	minate. Do not	t set this bit.	ULM TW		
6	-WW	Reserved The value r	ead from this	s bit is indeter	minate. Do not	t set this bit.	M.TW		
5	PT2		erflow intern 2H for priorit	r upt Priority I y level.	bit	N.100 X.C	OM.IV		
4	PS		Serial port Priority bit Refer to PSH for priority level.						
3	PT1		erflow intern 1H for priorit	r upt Priority I y level.	bit	M.M.100	Y.COM.		
2	PX1		terrupt 1 Pr		v v V	WWW.10	ov.col		
00Y1.CO	PT0		erflow inter	r upt Priority I y level.	pit	WWW.	100Y.CC		
0	PX0		terrupt 0 Pr		WT.	WWW	V.100X.C		

WWW.100Y.C

WWW.100Y.COM.TW

100Y.COM.TW

Reset Value = XX00 0000b Bit addressable WWW.100Y.COM.TW WWW.100

WWW.100Y

WWW.100Y.COM.T

WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

Table 14. IPH Register IPH - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	OM.TY	0
-	NN.	PT2H	PSH	PT1H	PX1H	РТОН	РХ0Н
Bit Number	Bit Mnemonic	Description	OW.IW	N	M.M.100	Y.COM.	TW
7	MM	Reserved The value rea	ad from this bit	is indetermin	ate. Do not se	t this bit.	N.T.W
6	- 11	Reserved The value rea	ad from this bit	is indetermin	ate. Do not se	t this bit.	M.TW
5	PT2H	Timer 2 over PT2H PT2 0 0 0 1 1 0 1 1	flow interrup Priority Leve Lowest Highest		h bit	V.100 1. W.100X. WW.100X WW.100X	OMA COMAT LCOMAT
	PSH	Serial port P PSH PS 0 0 1 0 1 1	riority High b Priority Leve Lowest Highest				00X.COM
1007.C	PT1H	Timer 1 over PT1H PT1 0 0 0 1 1 0 1 1	flow interrup Priority Leve Lowest Highest		h bit		N.100X.C
2	PX1H	External interprise PX1H PX1 0 0 0 1 1 0 1 1	Priority Leve Priority Leve Lowest Highest		COM.TW COM.TV COM.TV	4 - 1 - 10	NWWW NWWW
WWV WWV	РТОН	Timer 0 over PTOH PTO 0 0 1 0 1 1	flow interrup Priority Leve Lowest Highest		h bit COM 007 COM 1007 CO	N.TW M.TW M.TW	M.M. M.M.
0	РХОН		Priority Leve Driority Leve Lowest Highest		V.100X.C W.100X.C WW.100X.	OM.TY COM.TY LCOM.T	1

WWW.100Y.C



WWW.100Y.CO

WWW.



Idle mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely : the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occured during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.


Power-down Mode


To save maximum power, a power-down mode can be invoked by software (Refer to Table 10., PCON register).

In power-down mode, the oscillator is stopped and the instruction that invoked powerdown mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. V_{CC} can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from powerdown. To properly terminate power-down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts INT0 and INT1 are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input. Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 10. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed.

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put TS80C52X2 into power-down mode.





Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content.

If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence Note: is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1,100		Port Data ⁽¹⁾	Port Data	Port Data	Port Data
Idle	External	N.10	101	Floating	Port Data	Address	Port Data
Power Down	Internal	0	001000	Port Data ⁽¹⁾	Port Data	Port Data	Port Data
Power Down	External	0	100	Floating	Port Data	Port Data	Port Data

Table 15. The State of Ports During Idle and Power-down Modes

Note: 1. Port 0 can force a "zero" level. A "one" will leave port floating.

料 886-3-5753170	
毎)86-21-5415173 川)86-755-832987	
w. 100y. com. tw	NON COM



WWW.100Y.COM.TW



ONCE[™] Mode (ON Chip WWW.100Y.COM Emulation) WWW.100Y.COM.T

The ONCE mode facilitates testing and debugging of systems using TS80C52X2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the TS80C52X2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and PSEN is high.
- Hold ALE low as RST is deactivated.

While the TS80C52X2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit Table 26. shows the status of the port pins during ONCE mode.

Table 16. External Pin Status during ONCE Mc	bde
--	-----

ALE	PSEN	Port 0	Port 1	Port 2	Port 3	XTAL1
Weak pull- up	Weak pull- up	Float	Weak pull- up	Weak pull- up	Weak pull- up	Activ



Power-off Flag W.100Y.COM.

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by V_{CC} switch-on. A warm start reset occurs while V_{CC} is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 17.). POF is set by hardware when V_{CC} rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

The POF value is only relevant with a Vcc range from 4.5V to 5.5V. For lower Vcc value, reading POF bit will return indeterminate value.

7	6	5	4	3	2	1001	0
SMOD1	SMOD0	NAM'T	POF	GF1	GF0	PD	IDL
Bit Number	Bit Mnemonic	Descript	ion	OM.TW	4	WWW.10	oy.co
Y. (70M	SMOD1		ert Mode bit 1 elect double ba	aud rate in mo	de 1, 2 or 3.	WWW.	1007.0
6	SMOD0	Clear to s	ort Mode bit 0 select SM0 bit select FE bit ir			WWY	W.1007.
5	OM.TW	Reserved The value		s bit is indete	rminate. Do no	t set this bit.	W.10
W-100X W.100	POF		ecognize next Irdware when '		1 0 to its nomin	al voltage. C	an also be
3	GF1	Cleared b	purpose Flag by user for gen er for general	eral purpose		N	WW.
2	GF0	Cleared b	purpose Flag by user for ger er for general	eral purpose		TW	W
WW WV	PD	Cleared b	own mode bit by hardware w ter power-dow	hen reset occ	eurs.	M.TW	4
0	IDL	- 7	e bit hardware whe ter idle mode.	n interrupt or	reset occurs.	COMIT	

Table 17. PCON Register

> 勝特力材料 886-3-5753170 勝特力電子 86-755-83298787 Http://www.100y.com.tw





Reduced EMI Mode WWW.100Y.COM.T WWW.100Y

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

Table 18. AUXR Register

7	-	5.00	N.CC	<u>A1.)</u>	3		2	1007.00	0 AO
Bit Number	Bit Mnemonic	Descriptio	n v.e	CON	I.TW		NN NN	W.100X	.coM
7	N -	Reserved The value r	ead from	n this b	oit is inde	terminate.	Do not	set this bit.	V.CO.
6	TW-	Reserved The value r	ead from	n this t	oit is inde	terminate.	Do not	set this bit.	00Y.C
5	N.TW	Reserved The value r	ead from	n this b	oit is inde	terminate.	Do not	set this bit.	1001.0
4.0	WI.IM	Reserved The value r	Reserved The value read from this bit is indeterminate. Do not set this bit.						
3	CONT.TW	Reserved The value r	ead from	n this b	oit is inde	terminate.	Do not	set this bit.	W.100
2	COM	Reserved The value r	ead from	n this b	oit is inde	terminate.	Do not	set this bit.	WW.
V1.10	X.COM	Reserved The value r	ead from	n this t	oit is inde	terminate.	Do not	set this bit.	MMM
0	AO	ALE Outpu Clear to res Set to disal	store ALE	· · · · · · · · · · · · · · · · · · ·		•		S.	MW

Reset Value = XXXX XXX0b Not bit addressable W.100Y.COM

勝特力材料 886-3-5753170 勝特力電子 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

TS80C52X2

ROM Structure

The TS80C52X2 ROM memory is divided in three different arrays:

- the code array:8 Kbytes.
- the encryption array:64 bytes.
- the signature array:4 bytes.

ROM Lock System The program Lock system, when programmed, protects the on-chip program against software piracy.

Encryption Array

Within the ROM array are 64 bytes of encryption array that are initially unprogrammed (all FF's). Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form.

When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values. This will ensure program protection.

Program Lock Bits

The lock bits when programmed according to Table 19. will provide different level of protection for the on-chip code and data.

Table 19.	Program	Lock bits
	riogram	

Program Lock Bits				WWWWWWWWWWWWWWWWWWWWWW			
Security level	LB1	LB2	LB3	Protection Description			
MM.IA		U .	U	No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data.			
2	P	(U)	U	MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset.			

U: unprogrammed P: programmed

Signature bytes

Verify Algorithm

The TS80C52X2 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in section 9.

Refer to Section "Verify Algorithm".

勝特力材料 886-3-5753170 勝特力電子 86-755-83298787 Http://www.100y.com.tw





EPROM Structure

The TS87C52X2 is divided in two different arrays:

- the code array: 8 Kbytes
- the encryption array: 64 bytes

In addition a third non programmable array is implemented:

• the signature array: 4 bytes

EPROM Lock System

The program Lock system, when programmed, protects the on-chip program against software piracy.

Encryption Array

Within the EPROM array are 64 bytes of encryption array that are initially unprogrammed (all FF's). Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form.

When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values. This will ensure program protection.

Program Lock Bits

The three lock bits, when programmed according to Table 1., will provide different level of protection for the on-chip code and data.

Program Lock Bits				NW. 100X.CO. LIW WWW 100X			
Security level	LB1	LB2	LB3	Protection Description			
WW.100		U.U.	U	No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data.			
2	00¥.C	OM.T COM		MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the EPROM is disabled.			
3	U	(CP)	U	Same as 2, also verify is disabled.			
4	U	V.Ú.	Р	Same as 3, also external execution is disabled.			

U: unprogrammed P: programmed

WARNING: Security level 2 and 3 should only be programmed after EPROM and Core verification.

Signature Bytes

The TS80/87C52X2 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in section 9.

EPROM Programming

Set-up modes

In order to program and verify the EPROM or to read the signature bytes, the TS87C52X2 is placed in specific set-up modes (See Figure 11.).

³² **TS8xCx2X2**

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

4184G-8051-09/06


Control and program signals must be held at the levels indicated in Table 35.

Definition of terms

Address Lines: P1.0-P1.7, P2.0-P2.4 respectively for A0-A12 Data Lines: P0.0-P0.7 for D0-D7 Control Signals: RST, PSEN, P2.6, P2.7, P3.3, P3.6, P3.7. WWW.100Y.COM Program Signals: ALE/PROG, EA/VPP.

Mode	RST	PSEN	ALE/ PROG	EA/ VPP	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code data	1	0	С. 1. 1. СОХ	12.75V	0		N.1200		
Verify Code data	1	010		MITY	0		0.1	1	01
Program Encryption Array Address 0-3Fh	1 🔨	0	J. T.	12.75V	0	1		0	
Read Signature Bytes	1	0	X.100		0	٦	0	0	0
Program Lock bit 1	1	0		12.75V		1	1	N 1 1	001.
Program Lock bit 2		0	14	12.75V		1	1	0	0
Program Lock bit 3	1	0	Ţ	12.75V	v.00 ¹	0	1	11	0

Figure 11. Set-Up Modes Configuration





Programming Algorithm

The Improved Quick Pulse algorithm is based on the Quick Pulse algorithm and decreases the number of pulses applied during byte programming from 25 to 1.

To program the TS87C52X2 the following sequence must be exercised:

- Step 1: Activate the combination of control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Input the appropriate data on the data lines.
- Step 4: Raise EA/VPP from VCC to VPP (typical 12.75V).
- Step 5: Pulse ALE/PROG once.
- Step 6: Lower EA/VPP from VPP to VCC

Repeat step 2 through 6 changing the address and data for the entire array or until the end of the object file is reached (See Figure 12.).

Verify Algorithm

Code array verify must be done after each byte or block of bytes is programmed. In either case, a complete verify of the programmed array will ensure reliable programming of the TS87C52X2.

P 2.7 is used to enable data output.


To verify the TS87C52X2 code the following sequence must be exercised:

- Step 1: Activate the combination of program and control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Read data on the data lines.

Repeat step 2 through 3 changing the address for the entire array verification (See Figure 12.)

The encryption array cannot be directly verified. Verification of the encryption array is done by observing that the code array is well encrypted.

Figure 12. Programming and Verification Signal's Waveform



EPROM Erasure (Windowed Packages Only)

Erasing the EPROM erases the code array, the encryption array and the lock bits returning the parts to full functionality.

Erasure leaves all the EPROM cells in a 1's state (FF).

Erasure Characteristics

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Å) to an integrated dose at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

4184G-8051-09/06

12,000 μ W/cm² rating for 30 minutes, at a distance of about 25 mm, should be sufficient. An exposure of 1 hour is recommended with most of standard erasers.

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelength shorter than approximately 4,000 Å. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

Signature Bytes

The TS80/87C52X2 has four signature bytes in location 30h, 31h, 60h and 61h. To read these bytes follow the procedure for EPROM verify but activate the control lines provided in Table 31. for Read Signature Bytes. Table 35. shows the content of the signature byte for the TS80/87C52X2.

Location	Contents	Comment		
30h	58h	Manufacturer Code: Atmel		
31h	57h	Family Code: C51 X2		
60h	2Dh	Product name: TS80C52X2		
60h	ADh	Product name:TS87C52X2		
60h	20h	Product name: TS80C32X2		
61h	FFh	Product revision number		

 Table 21. Signature Bytes Content

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





Electrical Characteristics

Absolute Maximum Ratings⁽¹⁾

0°C to 70°C
40°C to 85°C
40 C to 85 C
0.5V to + 7 V
0.5V to + 13 V
0.5V to V _{CC} + 0.5V

- Notes: 1. Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
 - This value is based on the maximum allowable die temperature and the thermal resistance of the package.

Power Consumption Measurement

Since the introduction of the first C51 devices, every manufacturer made operating lcc measurements under reset, which made sense for the designs were the CPU was running under reset. In Atmel new devices, the CPU is no more active during reset, so the power consumption is very low but is not really representative of what will happen in the customer system. That's why, while keeping measurements under Reset, Atmel presents a new way to measure the operating lcc:

Using an internal test ROM, the following code is executed:

Label: SJMP Label (80 FE)

Ports 1, 2, 3 are disconnected, Port 0 is tied to FFh, EA = Vcc, RST = Vss, XTAL2 is not connected and XTAL1 is driven by the clock.

This is much more representative of the real operating Icc.

DC Parameters for Standard Voltage

TA = 0°C to +70°C; $V_{SS} = 0 V$; $V_{CC} = 5V \pm 10\%$; F = 0 to 40 MHz. TA = -40°C to +85°C; $V_{SS} = 0 V$; $V_{CC} = 5V \pm 10\%$; F = 0 to 40 MHz.

Table 22.	DC Parameters in Standard Voltage
-----------	-----------------------------------

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} - 0.1	V.V.	WTW Y
V _{IH}	Input High Voltage except XTAL1, RST	0.2 V _{CC} + 0.9	N	V _{CC} + 0.5	vC	WILL
$V_{\rm IH1}$	Input High Voltage, XTAL1, RST	0.7 V _{CC}	W	V _{CC} + 0.5	V.C	WILL
V _{OL}	Output Low Voltage, ports 1, 2, 3 ⁽⁶⁾	100X.COM	WT.W	0.3 0.45 1.0	V V V	$I_{OL} = 100 \ \mu A^{(4)}$ $I_{OL} = 1.6 \ m A^{(4)}$ $I_{OL} = 3.5 \ m A^{(4)}$
V _{OL1}	Output Low Voltage, port 0 ⁽⁶⁾	N.100X.CC	M.TW	0.3 0.45 1.0	V V V	$I_{OL} = 200 \ \mu A^{(4)}$ $I_{OL} = 3.2 \ m A^{(4)}$ $I_{OL} = 7.0 \ m A^{(4)}$
V _{OL2}	Output Low Voltage, ALE, PSEN	NW.100 2		0.3 0.45 1.0	V V V	$I_{OL} = 100 \ \mu A^{(4)}$ $I_{OL} = 1.6 \ m A^{(4)}$ $I_{OL} = 3.5 \ m A^{(4)}$



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Table 22. DC Parameters in Standard Voltage (Continued)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{OH}	Output High Voltage, ports 1, 2, 3	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5	TW I.TW	M.M.M.	V V V	$I_{OH} = -10 \ \mu A$ $I_{OH} = -30 \ \mu A$ $I_{OH} = -60 \ \mu A$ $V_{CC} = 5V \pm 10\%$
V _{OH1}	Output High Voltage, port 0	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5	OM.TV OM.TV TOM.T	A W	V V V	$I_{OH} = -200 \ \mu A$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7.0 \ m A$ $V_{CC} = 5V \pm 10\%$
V _{OH2}	Output High Voltage,ALE, PSEN	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5	.COM. ¹ Y.COM	1 1 1	V V V	$I_{OH} = -100 \ \mu A$ $I_{OH} = -1.6 \ m A$ $I_{OH} = -3.5 \ m A$ $V_{CC} = 5V \pm 10\%$
R _{RST}	RST Pulldown Resistor	50	90 ⁽⁵⁾	200	kΩ	WW.100 Y. COM. I
I _{IL}	Logical 0 Input Current ports 1, 2 and 3	WWW.	001C	-50	μΑ	Vin = 0.45V
ILI	Input Leakage Current	WAR	1001.	±10	μΑ	0.45V < Vin < V _{CC}
I _{TL}	Logical 1 to 0 Transition Current, ports 1, 2, 3	W.	1.1001.	-650	μΑ	Vin = 2.0 V
C _{IO}	Capacitance of I/O Buffer	WW	W.100 1	10	pF	Fc = 1 MHz TA = 25°C
I _{PD}	Power Down Current	W	20 (5)	50	μA	$2.0 \text{ V} < \text{V}_{\text{CC}} < 5.5 \text{V}^{(3)}$
I _{CC} under RESET	Power Supply Current Maximum values, X1 mode: (7)	74 V 7 V 7	NMM.	1 + 0.4 Freq (MHz) at12MHz 5.8 at16MHz 7.4	mA	$V_{CC} = 5.5 V^{(1)}$
I _{CC} operating	Power Supply Current Maximum values, X1 mode: (7)	TW M.TW	WWW WWW	3 + 0.6 Freq (MHz) at12MHz 10.2 at16MHz 12.6	mA	V _{CC} = 5.5V ⁽⁸⁾
I _{CC} idle	Power Supply Current Maximum values, X1 mode: (7)	OM.TW OM.TW	A.	0.25+0.3 Freq (MHz) at12MHz 3.9 at16MHz 5.1	mA	V _{CC} = 5.5V ⁽²⁾

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



WWW.100Y.COM.

WWW.100

WW.100X.COM.TW



DC Parameters for Low Voltage

$\begin{array}{l} {\sf T}_{\sf A}=0^{\circ}{\sf C} \mbox{ to }+70^{\circ}{\sf C}; \mbox{ V}_{{\rm SS}}=0 \mbox{ V}; \mbox{ V}_{{\rm CC}}=2.7 \mbox{ V} \mbox{ to }5.5 \mbox{ V}; \mbox{ F}=0 \mbox{ to }30 \mbox{ MHz}. \\ {\sf T}_{\sf A}=-40^{\circ}{\rm C} \mbox{ to }+85^{\circ}{\rm C}; \mbox{ V}_{{\rm SS}}=0 \mbox{ V}; \mbox{ V}_{{\rm CC}}=2.7 \mbox{ V} \mbox{ to }5.5 \mbox{ V}; \mbox{ F}=0 \mbox{ to }30 \mbox{ MHz}. \end{array}$

Table 23. DC Parameters for Low Voltage

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5	WILL	0.2 V _{CC} - 0.1	V	.CO.M.TW
V _{IH}	Input High Voltage except XTAL1, RST	0.2 V _{CC} + 0.9	WIM	V _{CC} + 0.5	V VOC	Y.COM.TW
V _{IH1}	Input High Voltage, XTAL1, RST	0.7 V _{CC}	WIM	V _{CC} + 0.5	V	OY.COMITH
V _{OL}	Output Low Voltage, ports 1, 2, 3 (6)	WW. 100Y.	TIM	0.45	V	$I_{OL} = 0.8 \text{ mA}^{(4)}$
V _{OL1}	Output Low Voltage, port 0, ALE, PSEN (6)	NWW. 1001	.CO.M.I	0.45	V	I _{OL} = 1.6 mA ⁽⁴⁾
V _{OH}	Output High Voltage, ports 1, 2, 3	0.9 V _{CC}	Y.COM	T.M. I	V	I _{OH} = -10 μA
V _{OH1}	Output High Voltage, port 0, ALE, PSEN	0.9 V _{CC}	N.Com	WT.	v	I _{OH} = -40 μA
I _{IL}	Logical 0 Input Current ports 1, 2 and 3	WWW	00Y.CO.	-50	μΑ	Vin = 0.45V
I _{LI}	Input Leakage Current	WWW	100Y.CU	±10	μΑ	0.45V < Vin < V _{CC}
I _{TL}	Logical 1 to 0 Transition Current, ports 1, 2, 3	WWY	100Y.C.	-650	μA	Vin = 2.0 V
R _{RST}	RST Pulldown Resistor	50	90 ⁽⁵⁾	200	kΩ	NW.100Y.C
CIO	Capacitance of I/O Buffer		W.100Y	.00 10	pF	Fc = 1 MHz TA = 25°C
I _{PD}	Power Down Current	1 10	20 ⁽⁵⁾ 10 ⁽⁵⁾	50 30	μA	$V_{CC} = 2.0 \text{ V to } 5.5 \text{V}^{(3)}$ $V_{CC} = 2.0 \text{ V to } 3.3 \text{ V}^{(3)}$
I _{cc} under RESET	Power Supply Current Maximum values, X1 mode: (7)	LTW LTW	WWW.I	1 + 0.2 Freq (MHz) at12MHz 3.4 at16MHz 4.2	mA	V _{CC} = 3.3 V ⁽¹⁾
I _{CC} operating	Power Supply Current Maximum values, X1 mode: ⁽⁷⁾	OM.TW OM.TW	MM	1 + 0.3 Freq (MHz) at12MHz 4.6 at16MHz 5.8	mA	V _{CC} = 3.3 V ⁽⁸⁾
I _{CC} idle	Power Supply Current Maximum values, X1 mode: (7)	COMIN LCOMIN N.COMIN	1 V V	0.15 Freq (MHz) + 0.2 at12MHz 2 at16MHz 2.6	mA	V _{CC} = 3.3 V ⁽²⁾

Notes: 1. I_{CC} under reset is measured with all output pins disconnected; XTAL1 driven with T_{CLCH}, T_{CHCL} = 5 ns (see Figure 17.), V_{IL} = V_{SS} + 0.5V,

 $V_{IH} = V_{CC} - 0.5V$; XTAL2 N.C.; $\overline{EA} = RST = Port 0 = V_{CC}$. I_{CC} would be slightly higher if a crystal oscillator used...

Idle I_{CC} is measured with all out<u>put</u> pins disconnected; XTAL1 driven with T_{CLCH}, T_{CHCL} = 5 ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} - 0.5V; XTAL2 N.C; Port 0 = V_{CC}; EA = RST = V_{SS} (see Figure 15.).

Power Down I_{CC} is measured with all output pins disconnected; EA = V_{SS}, PORT 0 = V_{CC}; XTAL2 NC.; RST = V_{SS} (see Figure 16.).

4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL}s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed 0.45V with maxi V_{OL} peak 0.6V. A Schmitt Trigger use is not necessary.

5. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.

 Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 10 mA Maximum I_{OL} per 8-bit port:



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Port 0: 26 mA

Ports 1, 2 and 3: 15 mA


Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 7. For other values, please contact your sales office.
- Operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with T_{CLCH}, T_{CHCL} = 5 ns (see Figure 17.), V_{IL} = V_{SS} + 0.5V,

 $V_{IH} = V_{CC} - 0.5V$; XTAL2 N.C.; EA = Port 0 = V_{CC} ; RST = V_{SS} . The internal ROM runs the code 80 FE (label: SJMP label). I_{CC} would be slightly higher if a crystal oscillator is used. Measurements are made with OTP products when possible, which is the worst case.


Figure 13. I_{CC} Test Condition, under reset



特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


All other pins are disconnected.

Figure 14. Operating I_{CC} Test Condition



All other pins are disconnected.

Figure 15. I_{CC} Test Condition, Idle Mode




All other pins are disconnected.






Figure 16. I_{CC} Test Condition, Power-down Mode



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

All other pins are disconnected

Figure 17. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes



AC Parameters

Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example: T_{AVLL} = Time for Address Valid to ALE Low.

 T_{LLPL} = Time for ALE Low to PSEN Low.

TA = 0 to +70°C (commercial temperature range); V_{SS} = 0 V; V_{CC} = 5V \pm 10%; -M and -V ranges.

TA = -40°C to +85°C (industrial temperature range); V_{SS} = 0 V; V_{CC} = 5V \pm 10%; -M and -V ranges.

TA = 0 to +70°C (commercial temperature range); V_{SS} = 0 V; 2.7 V < V_{CC <} 5.5V; -L range.

TA = -40°C to +85°C (industrial temperature range); V_{SS} = 0 V; 2.7 V < V_{CC <} 5.5V; -L range.

Table 24. gives the maximum applicable load capacitance for Port 0, Port 1, 2 and 3, and ALE and PSEN signals. Timings will be guaranteed if these capacitances are respected. Higher capacitance values can be used, but timings will then be degraded.

Table 24. Load Capacitance versus speed range, in pF

~	M HILL ON CONTRACT		N. S. T.W.
	M.100-M	-v	CON-L
Port 0	100	50	100
Port 1, 2, 3	80	50	80
ALE / PSEN	100	30	100

Table 5., Table 29. and Table 32. give the description of each AC symbols.

Table 27., Table 30. and Table 33. give for each range the AC parameter.

Table 28., Table 31. and Table 34. give the frequency derating formula of the AC parameter. To calculate each AC symbols, take the x value corresponding to the speed grade you need (-M, -V or -L) and replace this value in the formula. Values of the frequency must be limited to the corresponding speed grade:

Table 25. Max frequency for derating formula regardi	ig the speed grade
--	--------------------

N	-M X1 mode	-M X2 mode	-V X1 mode	-V X2 mode	-L X1 mode	-L X2 mode
Freq (MHz)	40	20	40	30	30	20
T (ns)	25	50	25	33.3	33.3	50

Example:

 T_{LLIV} in X2 mode for a -V part at 20 MHz (T = 1/20^{E6} = 50 ns):

- x= 22 (Table 28.)
- T= 50ns
- $T_{LLIV} = 2T x = 2 \times 50 22 = 78$ ns

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

External Program Memory Characteristics

Table 26. Symbol Description

Symbol	Parameter
T	Oscillator clock period
T _{LHLL}	ALE pulse width
T _{AVLL}	Address Valid to ALE
T _{LLAX}	Address Hold After ALE
T _{LLIV}	ALE to Valid Instruction In
TLLPL	ALE to PSEN
T _{PLPH}	PSEN Pulse Width
T _{PLIV}	PSEN to Valid Instruction In
T _{PXIX}	Input Instruction Hold After PSEN
T _{PXIZ}	Input Instruction FloatAfter PSEN
T _{PXAV}	PSEN to Address Valid
T _{AVIV}	Address to Valid Instruction In
T _{PLAZ}	PSEN Low to Address Float
4	WW.1001.COM.TW WWW.1002.COM.TW





Table 27. AC Parameters for Fix Clock

Speed		M MHz	X2 n 30 l 60 l	V node MHz MHz uiv.	stan mod	V Idard Je 40 Hz	X2 r 20 40	·L node MHz MHz uiv.	star m	·L ndard ode MHz	Un
Symbol	Min	Мах	Min	Max	Min	Мах	Min	Max	Min	Max	UN.
Т	25	w1.1	33	Mon	25		50	N.	33	CON	n
TLHLL	40		25		42		35		52		n
T _{AVLL}	10		4		12	N	5		13		n
T _{LLAX}	10		4	4.00	12		5		13	01.0	o ne
T _{LLIV}		70	1.10	45	Mo	78		65	I.W.	98	n
T _{LLPL}	15	AN A	9	00X.	17	T.I.	10	N	18	700x	n
T _{PLPH}	55	N	35	7001	60	M.TV	50	V	75	N.100	n
T _{PLIV}		35		25		50		30		55	n
T _{PXIX}	0		0	W.10	0	MOM!	0		0	1.Wu	n
T _{PXIZ}	TW	18	AN.	12	001.	20	T.M	10	N	18	n
T _{AVIV}	L.TW	85	N.	53	1001	95	V.LA	80	V	122	10 ns
T _{PLAZ}	TIM	10	1	10	1,100	10	T.M	10		10	n

OM.TW

N.100Y.	CONTRA	WW.100	CONTRA
Table 28.	AC Parameters for	r a Variable Clock	c: derating formula

Symbol	Туре	Standard Clock	X2 Clock	оо 10-МС	- v	-L	Units
T _{LHLL}	Min	2 T - x	T - x	10	8	15	ns
T _{AVLL}	Min	T - x	0.5 T - x	15	13	20	ns
T _{LLAX}	Min	T - x	0.5 T - x	15	13	20	ns
T _{LLIV}	Max	4 T - x	2 T - x	30	22	35	ns
T _{LLPL}	Min	T - x	0.5 T - x	10	8	15	ns
T _{PLPH}	Min	3 T - x	1.5 T - x	20	15	25	ns 🔨
T _{PLIV}	Max	3 T - x	N 1.5 T - x	40	25	45	ns
T _{PXIX}	Min	x	x	0	0	0	ns
T _{PXIZ}	Max	T - x	0.5 T - x	7	5	15	ns
T _{AVIV}	Max	5 T - x	2.5 T - x	40	30	45	ns
T _{PLAZ}	Max	x	x	10 🔨	10	10	ns

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

TS8xCx2X2 42


WWW.100Y.COM.TW

External Program Memory Read Cycle

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TS8xCx2X2

Figure 18. External Program Memory Read Cycle



External Data Memory Characteristics

Symbol	Parameter	
T _{RLRH}	RD Pulse Width	WW.1001.
T _{WLWH}	WR Pulse Width	WW.1003
T _{RLDV}	RD to Valid Data In	WWW.100
T _{RHDX}	Data Hold After RD	N.10
T _{RHDZ}	Data Float After RD	N.WW.1
T _{LLDV}	ALE to Valid Data In	WWW.
T _{AVDV}	Address to Valid Data In	I'M WWW
T _{LLWL}	ALE to WR or RD	WIT WIT
T _{AVWL}	Address to WR or RD	M.T.
T _{QVWX}	Data Valid to WR Transition	ON.TH W
Т _{QVWH}	Data set-up to WR High	COM.TY
T _{WHQX}	Data Hold After WR	COM. I'M
T _{RLAZ}	RD Low to Address Float	COM.TH
T _{WHLH}	RD or WR High to ALE high	N CON.1
A M	WW.1002.COM.TW WWW.10	00Y.COM.TW



	8 (1997) 2 (1997) (1997)
Table 30.	AC Parameters for a Fix Clock

WWW.100Y.COM

Speed		M MHz	X2 m 30 M 60 M	V node MHz MHz uiv.	stan mod	V Idard Je 40 Hz	X2 m 20 M 40 M	L node MHz MHz uiv.	stan mo	L Idard Dde MHz	Units
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	<u>UM</u>
T _{RLRH}	130	1	85	Mon	135		125	TN.	175	coN	ns
T _{WLWH}	130		85		135		125		175		ns
T _{RLDV}	1	100	1005	60	N.T.	102		95	001.V	137	ns
T _{RHDX}	0		0	1.00	0		0		0 0	JY	ns
T _{RHDZ}		30	N.19	18	Mo	35		25	L.W.D	42	ns
T _{LLDV}		160		98	CON	165		155	W.	222	ns
T _{AVDV}		165		100		175		160		235	ns
T _{LLWL}	50	100	30	70	55	95	45	105	70	130	ns
T _{AVWL}	75		47	N.10	80	M.	70		103	1.10	ns
T _{QVWX}	10		7	1.1	15	CON	5		13	WW.	ns
T _{QVWH}	160		107	NT-	165		155	-1	213	W	ns
T _{WHQX}	15		9		17		10		18		ns
T _{RLAZ}	M.T	0	1	0	N.10	0	OM.	0		0	ns
T _{WHLH}	10	40	7	27	15	35	5	45	13	53	ns

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y.COM


Symbol	Туре	Standard Clock	X2 Clock	-м	- v	L.T	Units
T _{RLRH}	Min	6 T - x	3 T - x	20	15	25	ns
T _{WLWH}	Min	6 T - x	3 T - x	20	15	25	ns
T _{RLDV}	Max	5 T - x	2.5 T - x	25	23	30	ns
T _{RHDX}	Min	x	x	0	0	0	ns
T _{RHDZ}	Max	2 T - x	T - x	20	15	25	ns
T _{LLDV}	Max	8 T - x	4T -x	40	35	45	ns
T _{AVDV}	Max	9 T - x	4.5 T - x	60	50	65	ns
T _{LLWL}	Min	3 T - x	1.5 T - x	25	20	30	ns
T _{LLWL}	Max	3 T + x	1.5 T + x	25	20	30	ns
T _{AVWL}	Min	4 T - x	2 T - x	25	20	30	ns
T _{QVWX}	Min	T - x	0.5 T - x	15	10	20	ns
T _{QVWH}	Min	7 T - x	3.5 T - x	15	10	20	ns
T _{WHQX}	Min	T - x	0.5 T - x	10	8	15	ns
T _{RLAZ}	Max	x	x	0	0	0	ns
T _{WHLH}	Min	T - x	0.5 T - x	15	10	20	ns
T _{WHLH}	Max	T + x	0.5 T + x	15	10	20	ns

Table 31. AC Parameters for a Variable Clock: Derating Formula

External Data Memory Write Cycle

Figure 19. External Data Memory Write Cycle








External Data Memory Read Cycle

Figure 20. External Data Memory Read Cycle



Serial Port Timing - Shift Register Mode

Table 32. Symbol Description

Symbol	Parameter
T _{XLXL}	Serial port clock cycle time
T _{QVHX}	Output data set-up to clock rising edge
T _{XHQX}	Output data hold after clock rising edge
T _{XHDX}	Input data hold after clock rising edge
T _{XHDV}	Clock rising edge to input data valid

Table 33. AC Parameters for a Fix Clock

Speed		M WHz	X2 n 30 l 60 l	V node MHz MHz uiv.	stan mod	V dard le 40 Hz	X2 n 20 l 40 l	L node WHz WHz uiv.	stan mo	L dard ode MHz	Units
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	WW
T _{XLXL}	300	V.CO	200	N	300	NN.	300	0Y.C	400	TW -	ns
T _{QVHX}	200	N.C	117	W	200	WW	200	NOY.	283	TW	ns 🔨
T _{XHQX}	30	NON.	13	WT	30	W	30	Yoor	47	VT.L	ns
T _{XHDX}	0	1001	Co	VT.	0	1	0	100	0	TIM	ns ns
T _{XHDV}	NNN	117	¥.CO	34	N	117	NNN	117	N.C.	200	ns


料 886-3-5753170 力 材 特 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Symbol	Туре	Standard Clock	X2 Clock	-м	-v.		Units
T _{XLXL}	Min	12 T	6Т	MM	W.100Y.	COM.T	ns
T _{QVHX}	Min	10 T - x	5 T - x	50	50	50	ns
T _{XHQX}	Min	2 T - x	T - x	20	20	20	ns
T _{XHDX}	Min	x	x	0	0	0	ns
T _{XHDV}	Max	10 T - x	5 T- x	133	133	133	ns

Table 34 ۸ ۵ a Variable Clock: De

Shift Register Timing Waveforms

Figure 21. Shift Register Timing Waveforms



WWW.100Y.COM.TW 料 886-3-5753170 カ 材 胜特力电子(上海) 86-21-54151736 WW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100Y.COM.TW

00Y.COM.TW

WWW.100Y.COM.TW



EPROM Programming and Verification Characteristics

TA = 21°C to 27°C; V_{SS} = 0V; V_{CC} = 5V ± 10% while programming. V_{CC} = operating range while verifying. 100Y.CC


Table 35.	EPROM	Programming	Parameters

WWW.100Y.COM

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	12.5	13	V
I _{PP}	Programming Supply Current	MMM.	75	mA
1/T _{CLCL}	Oscillator Frquency	4	6	MHz
T _{AVGL}	Address Setup to PROG Low	48 T _{CLCL}	100Y.CO	WILL
T _{GHAX}	Adress Hold after PROG	48 T _{CLCL}	W. 100Y.CO	VIII
T _{DVGL}	Data Setup to PROG Low	48 T _{CLCL}	100Y.C	TIM
T _{GHDX}	Data Hold after PROG	48 T _{CLCL}	WW. 100Y	COM.
T _{EHSH}	(Enable) High to V _{PP}	48 T _{CLCL}	NW VI. 100	I.COM
T _{SHGL}	V _{PP} Setup to PROG Low	10	WWWW.100	μs
T _{GHSL}	V _{PP} Hold after PROG	10	WWW	μs
T _{GLGH}	PROG Width	90	110	μs
T _{AVQV}	Address to Valid Data	WT.Mc	48 T _{CLCL}	100Y.C
T _{ELQV}	ENABLE Low to Data Valid	YCOMTW	48 T _{CLCL}	100Y.
T _{EHQZ}	Data Float after ENABLE	0.00	48 T _{CLCL}	1001

EPROM Programming and Verification Waveforms

Figure 22. EPROM Programming and Verification Waveforms



* 8KB: up to P2.4, 16KB: up to P2.5, 32KB: up to P3.4, 64KB: up to P3.5

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www. 100y. com. tw

TS8xCx2X2 48

WWW.100Y.COM


External Clock Drive Characteristics (XTAL1)

Table 36. AC Parameters

Symbol	Parameter	Min	Max	Units
T _{CLCL}	Oscillator Period	25	OY.COM.T	ns
T _{CHCX} 🔨	High Time	5	100Y.COM.T	ns
T _{CLCX}	Low Time	5	100Y.COM	ns
T _{CLCH}	Rise Time	W WW	5	ns
T _{CHCL}	Fall Time	LN N.	N.1005	ns
T _{CHCX} /T _{CLCX}	Cyclic ratio in X2 mode	40	60	%


External Clock Drive Waveforms

Figure 23. External Clock Drive Waveforms



AC Testing Input/Output Waveforms


Figure 24. AC Testing Input/Output Waveforms



AC inputs during testing are driven at V_{CC} - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V_{IH} min for a logic "1" and V_{IL} max for a logic "0".

Float Waveforms


Figure 25. Float Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OI} level occurs. $I_{OL}/I_{OH} \ge \pm 20$ mA.







This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ($T_A = 25^{\circ}C$ fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

50 **TS8xCx2X2**

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.C

Ordering Information

Table 37. Possible Ordering Entries

37. Possible O				W W	1012-	
Part Number ⁽³⁾	Memory Size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing
S80C32X2-MCA	ROMLess	5V <u>±</u> 10%	Commercial	40 MHz ⁽¹⁾	PDIL40	Stick
S80C32X2-MCB	ROMLess	5V <u>±</u> 10%	Commercial	40 MHz ⁽¹⁾	PLCC44	Stick
S80C32X2-MCC	ROMLess	5V <u>±</u> 10%	Commercial	40 MHz ⁽¹⁾	PQFP44	Tray
S80C32X2-MCE	ROMLess	5V <u>±</u> 10%	Commercial	40 MHz ⁽¹⁾	VQFP44	Tray
580C32X2-LCA	ROMLess	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	PDIL40	Stick
S80C32X2-LCB	ROMLess	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	PLCC44	Stick
580C32X2-LCC	ROMLess	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	PQFP44	Tray
S80C32X2-LCE	ROMLess	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	VQFP44	Tray
S80C32X2-VCA	ROMLess	5V <u>±</u> 10%	Commercial	60 MHz ⁽³⁾	PDIL40	Stick
S80C32X2-VCB	ROMLess	5V <u>±</u> 10%	Commercial	60 MHz ⁽³⁾	PLCC44	Stick
S80C32X2-VCC	ROMLess	5V <u>±</u> 10%	Commercial	60 MHz ⁽³⁾	PQFP44	Tray
S80C32X2-VCE	ROMLess	5V <u>±</u> 10%	Commercial	60 MHz ⁽³⁾	VQFP44	Tray
S80C32X2 -MIA	ROMLess	5V <u>±</u> 10%	Industrial	40 MHz ⁽¹⁾	PDIL40	Stick
IS80C32X2 -MIB	ROMLess	5V <u>±</u> 10%	Industrial	40 MHz ⁽¹⁾	PLCC44	Stick
S80C32X2 -MIC	ROMLess	5V <u>±</u> 10%	🔨 Industrial 🚿	40 MHz ⁽¹⁾	PQFP44	Tray
S80C32X2-MIE	ROMLess	5V <u>±</u> 10%	Industrial	40 MHz ⁽¹⁾	VQFP44	Tray
TS80C32X2-LIA	ROMLess	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	PDIL40	Stick
TS80C32X2-LIB	ROMLess	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	PLCC44	Stick
FS80C32X2-LIC	ROMLess	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	PQFP44	Tray
TS80C32X2-LIE	ROMLess	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	VQFP44	Tray
rs80C32X2-VIA	ROMLess	5V <u>±</u> 10%	Industrial	60 MHz ⁽³⁾	PDIL40	Stick
FS80C32X2-VIB	ROMLess	5V <u>±</u> 10%	Industrial	60 MHz ⁽³⁾	PLCC44	Stick
TS80C32X2-VIC	ROMLess	5V <u>±</u> 10%	Industrial	60 MHz ⁽³⁾	PQFP44	Tray
TS80C32X2-VIE	ROMLess	5V <u>±</u> 10%	Industrial	60 MHz ⁽³⁾	VQFP44	Tray
		WWW.	100Y.COM	W WN	W.100Y.C	WI.IW
80C32X2-3CSUM	ROMLess	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	PDIL40	Stick
80C32X2-SLSUM	ROMLess	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	PLCC44	Stick
80C32X2-RLTUM	ROMLess	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	VQFP44	Tray
80C32X2-RLTUM	ROMLess	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	VQFP44	Tape & Reel
F80C32X2-3CSUL	ROMLess	2.7 to 5.5V 🔨	Industrial & Green	30 MHz ⁽¹⁾	PDIL40	Stick

WWW.100Y.COM.TW



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



NW.100X.COM.TW COM.TW

AN ALC	rdering Entries	(Continued)	NT	N.C.	1001.	
Part Number ⁽³⁾	Memory Size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing
AT80C32X2-RLTUL	ROMLess	2.7 to 5.5V	Industrial & Green	30 MHz ⁽¹⁾	VQFP44	Tray
AT80C32X2-3CSUV	ROMLess	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	PDIL40	Stick
AT80C32X2-SLSUV	ROMLess	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	PLCC44	Stick
AT80C32X2-RLTUV	ROMLess	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	VQFP44	Tray
TS80C52X2zzz-MCA	8K ROM	2.7 to 5.5V	Commercial	40 MHz ⁽¹⁾	PDIL40	Stick
TS80C52X2zzz-MCB	8K ROM	2.7 to 5.5V	Commercial	40 MHz ⁽¹⁾	PLCC44	Stick
TS80C52X2zzz-MCC	8K ROM	2.7 to 5.5V	Commercial	40 MHz ⁽¹⁾	PQFP44	Tray
TS80C52X2zzz-MCE	8K ROM	2.7 to 5.5V	Commercial	40 MHz ⁽¹⁾	VQFP44	Tray
TS80C52X2zzz-LCA	8K ROM	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	PDIL40	Stick
TS80C52X2zzz-LCB	8K ROM	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	PLCC44	Stick
TS80C52X2zzz-LCC	8K ROM	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	PQFP44	Tray
TS80C52X2zzz-LCE	8K ROM	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	VQFP44	Tray
TS80C52X2zzz-VCA	8K ROM	5V <u>±</u> 10%	Commercial	60 MHz ⁽³⁾	PDIL40	Stick
TS80C52X2zzz-VCB	8K ROM	5V ±10%	Commercial	60 MHz ⁽³⁾	PLCC44	Stick
TS80C52X2zzz-VCC	8K ROM	5V ±10%	Commercial	60 MHz ⁽³⁾	PQFP44	Tray
TS80C52X2zzz-VCE	8K ROM	5V ±10%	Commercial	60 MHz ⁽³⁾	VQFP44	Tray
TS80C52X2zzz-MIA	8K ROM	5V ±10%	Industrial	40 MHz ⁽¹⁾	PDIL40	Stick
TS80C52X2zzz-MIB	8K ROM	5V ±10%	Industrial	40 MHz ⁽¹⁾	PLCC44	Stick
TS80C52X2zzz-MIC	8K ROM	5V ±10%	Industrial	40 MHz ⁽¹⁾	PQFP44	Tray
TS80C52X2zzz-MIE	8K ROM 🚿	5V ±10%	Industrial	40 MHz ⁽¹⁾	VQFP44	Tray
TS80C52X2zzz-LIA	8K ROM	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	PDIL40	Stick
TS80C52X2zzz-LIB	8K ROM	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	PLCC44	Stick
TS80C52X2zzz-LIC	8K ROM	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	PQFP44	Tray
TS80C52X2zzz-LIE	8K ROM	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	VQFP44	Tray
TS80C52X2zzz-VIA	8K ROM	5V ±10%	Industrial	60 MHz ⁽³⁾	PDIL40	Stick
TS80C52X2zzz-VIB	8K ROM	5V ±10%	Industrial	60 MHz ⁽³⁾	PLCC44	Stick
TS80C52X2zzz-VIC	8K ROM	5V ±10%	Industrial	60 MHz ⁽³⁾	PQFP44	Tray
TS80C52X2zzz-VIE	8K ROM	5V ±10%	Industrial	60 MHz ⁽³⁾	VQFP44	Tray
T80C52X2zzz-3CSUM	8K ROM	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	PDIL40	Stick
T80C52X2zzz-SLSUM	8K ROM	5V ±10% 🚿	Industrial & Green	40 MHz ⁽¹⁾	PLCC44	Stick
T80C52X2zzz-RLTUM	8K ROM	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	VQFP44	Tray



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

		Cumpto Martin 1	Temperature		N.100 1.	D De eletter
Part Number ⁽³⁾	Memory Size	Supply Voltage	Range	Max Frequency	Package	Packing
AT80C52X2zzz-3CSUL	8K ROM	2.7 to 5.5V	Industrial & Green	30 MHz ⁽¹⁾	PDIL40	Stick
AT80C52X2zzz-SLSUL	8K ROM	2.7 to 5.5V	Industrial & Green	30 MHz ⁽¹⁾	PLCC44	Stick
AT80C52X2zzz-RLTUL	8K ROM	2.7 to 5.5V	Industrial & Green	30 MHz ⁽¹⁾	VQFP44	Tray
AT80C52X2zzz-3CSUV	8K ROM	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	PDIL40	Stick
AT80C52X2zzz-SLSUV	8K ROM	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	PLCC44	Stick
AT80C52X2zzz-RLTUV	8K ROM	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	VQFP44	Tray
WWW	100Y.COM	WTA	NW TOOX!	WILLIN	WW	100Y.COM.TW
TS87C52X2-MCA	8K OTP	5V ±10%	Commercial	40 MHz ⁽¹⁾	PDIL40	Stick
TS87C52X2-MCB	8K OTP	5V ±10%	Commercial	40 MHz ⁽¹⁾	PLCC44	Stick
TS87C52X2-MCC	8К ОТР	5V ±10%	Commercial	40 MHz ⁽¹⁾	PQFP44	Tray
TS87C52X2-MCE	8K OTP	5V ±10%	Commercial	40 MHz ⁽¹⁾	VQFP44	Tray
TS87C52X2 -LCA	8K OTP	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	PDIL40	Stick
TS87C52X2 -LCB	8K OTP	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	PLC44	Stick
TS87C52X2-LCC	8K OTP	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	PQFP44	Tray
TS87C52X2-LCE	8K OTP	2.7 to 5.5V	Commercial	30 MHz ⁽¹⁾	VQFP44	Tray
TS87C52X2 -VCA	8K OTP	5V ±10%	Commercial	60 MHz ⁽³⁾	PDIL40	Stick
TS87C52X2 -VCB	8K OTP	5V ±10%	Commercial	60 MHz ⁽³⁾	PLCC44	Stick
TS87C52X2-VCC	8K OTP	5V ±10%	Commercial	60 MHz ⁽³⁾	PQFP44	Tray
TS87C52X2-VCE	8K OTP	5V ±10%	Commercial	60 MHz ⁽³⁾	VQFP44	Tray
TS87C52X2-MIA	8K OTP	5V ±10%	Industrial	40 MHz ⁽¹⁾	PDIL40	Stick
T\$87C52X2 -MIB	8К ОТР 🔬	5V ±10%	Industrial	40 MHz ⁽¹⁾	PLCC44	Stick
TS87C52X2-MIC	8K OTP	5V ±10%	Industrial	40 MHz ⁽¹⁾	PQFP44	Tray
TS87C52X2-MIE	8K OTP	5V ±10%	Industrial	40 MHz ⁽¹⁾	VQFP44	Tray
TS87C52X2 -LIA	8K OTP	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	PDIL40	Stick
TS87C52X2-LIB	8K OTP	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	PLCC44	Stick
TS87C52X2-LIC	8K OTP	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	PQFP44	Tray
TS87C52X2-LIE	8K OTP	2.7 to 5.5V	Industrial	30 MHz ⁽¹⁾	VQFP44	Tray
TS87C52X2-VIA	8K OTP	5V ±10%	Industrial	60 MHz ⁽³⁾	PDIL40	Stick
TS87C52X2-VIB	8K OTP	5V ±10%	Industrial	60 MHz ⁽³⁾	PLCC44	Stick
TS87C52X2-VIC	8K OTP	5V ±10%	Industrial	60 MHz ⁽³⁾	PQFP44	Tray
TS87C52X2-VIE	8K OTP	5V ±10%	Industrial	60 MHz ⁽³⁾	VQFP44	Tray



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



W.100X.COM.TW Table 37. Possible Ordering Entries (Continued)

Part Number ⁽³⁾	Memory Size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing
T87C52X2-3CSUM	8K OTP	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	PDIL40	Stick
T87C52X2-SLSUM	8K OTP	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	PLCC44	Stick
T87C52X2-RLTUM	8K OTP	5V ±10%	Industrial & Green	40 MHz ⁽¹⁾	VQFP44	Tray
T87C52X2-3CSUL	8K OTP	2.7 to 5.5V	Industrial & Green	30 MHz ⁽¹⁾	PDIL40	Stick
T87C52X2-SLSUL	8K OTP	2.7 to 5.5V	Industrial & Green	30 MHz ⁽¹⁾	PLCC44	Stick
T87C52X2-RLTUL	8K OTP	2.7 to 5.5V	Industrial & Green	30 MHz ⁽¹⁾	VQFP44	Tray
T87C52X2-3CSUV	8K OTP	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	PDIL40	Stick
T87C52X2-SLSUV	8K OTP	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	PLCC44	Stick
T87C52X2-RLTUV	8K OTP	5V ±10%	Industrial & Green	60 MHz ⁽³⁾	VQFP44	Tray

WWW.100Y.COM.T 3. 30 MHz in X2 Mode.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM

TS8xCx2X2 55