Features

- 80C51 Core Architecture
- 256 Bytes of On-chip RAM
- 1 KB of On-chip XRAM
- 32 KB of On-chip Flash Memory
 - Data Retention: 10 Years at 85°C Read/Write Cycle: 10K
- 2 KB of On-chip Flash for Bootloader
- 2 KB of On-chip EEPROM Read/Write Cycle: 100K
- 14-sources 4-level Interrupts
- Three 16-bit Timers/Counters
- Full Duplex UART Compatible 80C51
- Maximum Crystal Frequency 40 MHz, in X2 Mode, 20 MHz (CPU Core, 20 MHz)
- Five Ports: 32 + 2 Digital I/O Lines
- · Five-channel 16-bit PCA with:
 - PWM (8-bit)
 - High-speed Output
 - Timer and Edge Capture
- Double Data Pointer
- 21-bit Watchdog Timer (7 Programmable Bits)
- 10-bit Resolution Analog to Digital Converter (ADC) with 8 Multiplexed Inputs
- On-chip Emulation Logic (Enhanced Hook System)
- Power Saving Modes:
 - Idle Mode
 - Power-down Mode
- Power Supply: 3V to 5.5V
- Temperature Range: Industrial (-40° to +85°C)
- Packages: VQFP44, PLCC44

Description

The A/T89C51AC2 is a high performance Flash version of the 80C51 single chip 8-bit microcontrollers. It contains a 32 KB Flash memory block for program and data.

The 32 KB Flash memory can be programmed either in parallel mode or in serial mode with the ISP capability or with software. The programming voltage is internally generated from the standard VCC pin.

The A/T89C51AC2 retains all features of the 80C51 with 256 bytes of internal RAM, a 7-source 4-level interrupt controller and three timer/counters. In addition, the A/T89C51AC2 has a 10-bit A/D converter, a 2 KB Boot Flash memory, 2 KB EEPROM for data, a Programmable Counter Array, an XRAM of 1024 bytes, a Hardware Watch-Dog Timer, and a more versatile serial channel that facilitates multiprocessor communication (EUART). The fully static design of the A/T89C51AC2 reduces system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.

The A/T89C51AC2 has two software-selectable modes of reduced activity and an 8-bit clock prescaler for further reduction in power consumption. In the idle mode the CPU is frozen while the peripherals and the interrupt system are still operating. In the Power-down mode the RAM is saved and all other functions are inoperative.

The added features of the A/T89C51AC2 make it more powerful for applications that need A/D conversion, pulse width modulation, high speed I/O and counting capabilities such as industrial control, consumer goods, alarms, motor control, among others. While remaining fully compatible with the 80C52, the T8C51AC2 offers a superset of this standard microcontroller. In X2 mode, a maximum external clock rate of 20 MHz reaches a 300 ns cycle time.



Enhanced 8-bit Microcontroller with 32 KB Flash Memory

AT89C51AC2 T89C51AC2


Rev. 4127F-8051-03/05



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Block Diagram




Notes: 1. 8 analog Inputs/8 Digital I/O


2. 2-Bit I/O Port WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

Pin Configuration







勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Table 1. Pin Description

Pin Name	Туре	Description	
VSS	GND	Circuit ground	
VCC		Supply Voltage	
VAREF	N	Reference Voltage for ADC	
VAGND		Reference Ground for ADC	
P0.0:7	1/0 1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/	Port 0: Is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in this state can be high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to extern and Data Memory. In this application it uses strong internal pull-ups when emitting 1's. Port 0 also outputs the code Bytes during program validation. External pull-ups are required during program veri	al Program
P1.0:7	M.M.M.M.M.M.M.M.M.M.M.M.M.M.M.M.M.M.M.	Port 1:	ip transistors ce of current as analog
P2.0:7	I/O	Port 2: Is an 8-bit bi-directional I/O port with internal pull-ups. Port 2 pins that have 1's written to them are pulled high by pull-ups and can be used as inputs in this state. As inputs, Port 2 pins that are being pulled low externally will be current (I _{IL} , see section "Electrical Characteristic") because of the internal pull-ups. Port 2 emits the high-order a during accesses to the external Program Memory and during accesses to external Data Memory that uses 16-bi (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1's. During accesses to exter Memory that use 8 bit addresses (MOVX @Ri), Port 2 transmits the contents of the P2 special function register. It also receives high-order addresses and control signals during program validation.	a source of ddress byte t addresses

Table 1. Pin Description (Continued)

Pin Name	Туре	Description
P3.0:7	I/O	Port 3: Is an 8-bit bi-directional I/O port with internal pull-ups. Port 3 pins that have 1's written to them are pulled high by the internal pull-up transistors and can be used as inputs in this state. As inputs, Port 3 pins that are being pulled low externally will be a source of current (I _{IL} , see section "Electrical Characteristic") because of the internal pull-ups. The output latch corresponding to a secondary function must be programmed to one for that function to operate (except for
COM.T	N CN	TxD and WR). The secondary functions are assigned to the pins of port 3 as follows: P3.0/RxD:
Y.COM	TW	Receiver data input (asynchronous) or data input/output (synchronous) of the serial interface P3.1/TxD: Transmitter data output (asynchronous) or clock output (synchronous) of the serial interface
100X.COJ	MIV	P3.2/INT0: External interrupt 0 input/timer 0 gate control input
100X.C	OM.T	P3.3/INT1: External interrupt 1 input/timer 1 gate control input P3.4/T0:
W.100Y.	CO_{M}	Timer 0 counter input P3.5/T1: Timer 1 counter input
MW.100	7.CO ³	P3.6/WR: External Data Memory write strobe; latches the data byte from port 0 into the external data memory P3.7/RD: External Data Memory read strobe; Enables the external data memory. It can drive CMOS inputs without external pull-ups.
P4.0:1	I/O	Port 4:
WWW	A.1002 1002	Is an 2-bit bi-directional I/O port with internal pull-ups. Port 4 pins that have 1's written to them are pulled high by the internal pull-ups and can be used as inputs in this state. As inputs, Port 4 pins that are being pulled low externally will be a source of current (IIL, on the datasheet) because of the internal pull-up transistor. P4.0 P4.1:
N 1	VW.10	It can drive CMOS inputs without external pull-ups.
RESET	I/O	Reset: A high level on this pin during two machine cycles while the oscillator is running resets the device. An internal pull-down resistor to VSS permits power-on reset using only an external capacitor to VCC.
ALE	0	ALE: An Address Latch Enable output for latching the low byte of the address during accesses to the external memory. The ALE is activated every 1/6 oscillator periods (1/3 in X2 mode) except during an external data memory access. When instructions are executed from an internal Flash (EA = 1), ALE generation can be disabled by the software.
PSEN	0	PSEN: The Program Store Enable output is a control signal that enables the external program memory of the bus during external fetch operations. It is activated twice each machine cycle during fetches from the external program memory. However, when executing from of the external program memory two activations of PSEN are skipped during each access to the external Data memory. The PSEN is not activated for internal fetches.
EA	I	EA: When External Access is held at the high level, instructions are fetched from the internal Flash when the program counter is less then 8000H. When held at the low level,A/T89C51AC2 fetches all instructions from the external program memory.
XTAL1	I	XTAL1: Input of the inverting oscillator amplifier and input of the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. To operate above a frequency of 16 MHz, a duty cycle of 50% should be maintained.
XTAL2	0	XTAL2: Output from the inverting oscillator amplifier.





I/O Configurations

Each Port SFR operates via type-D latches, as illustrated in Figure 1 for Ports 3 and 4. A CPU "write to latch" signal initiates transfer of internal bus data into the type-D latch. A CPU "read latch" signal transfers the latched Q output onto the internal bus. Similarly, a "read pin" signal transfers the logical level of the Port pin. Some Port data instructions activate the "read latch" signal while others activate the "read pin" signal. Latch instructions are referred to as Read-Modify-Write instructions. Each I/O line may be independently programmed as input or output.


Port 1, Port 3 and Port 4

Figure 1 shows the structure of Ports 1 and 3, which have internal pull-ups. An external source can pull the pin low. Each Port pin can be configured either for general-purpose I/O or for its alternate input output function.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x = 1,3 or 4). To use a pin for general-purpose input, set the bit in the Px register. This turns off the output FET drive.

To configure a pin for its alternate function, set the bit in the Px register. When the latch is set, the "alternate output function" signal controls the output level (see Figure 1). The operation of Ports 1, 3 and 4 is discussed further in the "quasi-Bidirectional Port Operation" section.

Figure 1. Port 1, Port 3 and Port 4 Structure




Note: The internal pull-up can be disabled on P1 when analog function is selected.

Port 0 and Port 2

Ports 0 and 2 are used for general-purpose I/O or as the external address/data bus. Port 0, shown in Figure 3, differs from the other Ports in not having internal pull-ups. Figure 3 shows the structure of Port 2. An external source can pull a Port 2 pin low.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x = 0 or 2). To use a pin for general-purpose input, set the bit in the Px register to turn off the output driver FET.


Figure 2. Port 0 Structure



Notes: 1. Port 0 is precluded from use as general-purpose I/O Ports when used as address/data bus drivers.

2. Port 0 internal strong pull-ups assist the logic-one output for memory bus cycles only. Except for these bus cycles, the pull-up FET is off, Port 0 outputs are open-drain.

Figure 3. Port 2 Structure



 Port 2 is precluded from use as general-purpose I/O Ports when as address/data bus drivers.

Port 2 internal strong pull-ups FET (P1 in FiGURE) assist the logic-one output for memory bus cycle.

When Port 0 and Port 2 are used for an external memory cycle, an internal control signal switches the output-driver input from the latch output to the internal address/data line.

Read-Modify-Write Instructions

Some instructions read the latch data rather than the pin data. The latch based instructions read the data, modify the data and then rewrite the latch. These are called "Read-Modify-Write" instructions. Below is a complete list of these special instructions (see Table). When the destination operand is a Port or a Port bit, these instructions read the latch rather than the pin:





Table 2. Read-Modify-Write Instructions

Instruction	Description	Example
ANL	logical AND	ANL P1, A
ORL	logical OR	ORL P2, A
XRL	logical EX-OR	XRL P3, A
JBC	jump if bit = 1 and clear bit	JBC P1.1, LABEL
CPL	complement bit	CPL P3.0
INC	increment	INC P2
DEC	decrement	DEC P2
DJNZ	decrement and jump if not zero	DJNZ P3, LABEL
MOV Px.y, C	move carry bit to bit y of Port x	MOV P1.5, C
CLR Px.y	clear bit y of Port x	CLR P2.4
SET Px.y	set bit y of Port x	SET P3.3

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

It is not obvious the last three instructions in this list are Read-Modify-Write instructions. These instructions read the port (all 8 bits), modify the specifically addressed bit and write the new byte back to the latch. These Read-Modify-Write instructions are directed to the latch rather than the pin in order to avoid possible misinterpretation of voltage (and therefore, logic) levels at the pin. For example, a Port bit used to drive the base of an external bipolar transistor can not rise above the transistor's base-emitter junction voltage (a value lower than VIL). With a logic one written to the bit, attempts by the CPU to read the Port at the pin are misinterpreted as logic zero. A read of the latch rather than the pins returns the correct logic-one value.


Quasi-Bidirectional Port Operation

Port 1, Port 2, Port 3 and Port 4 have fixed internal pull-ups and are referred to as "quasi-bidirectional" Ports. When configured as an input, the pin impedance appears as logic one and sources current in response to an external logic zero condition. Port 0 is a "true bidirectional" pin. The pins float when configured as input. Resets write logic one to all Port latches. If logical zero is subsequently written to a Port latch, it can be returned to input conditions by a logical one written to the latch.

Note: Port latch values change near the end of Read-Modify-Write instruction cycles. Output buffers (and therefore the pin state) update early in the instruction after Read-Modify-Write instruction cycle.

Logical zero-to-one transitions in Port 1, Port 2, Port 3 and Port 4 use an additional pull-up (p1) to aid this logic transition (see Figure 4.). This increases switch speed. This extra pull-up sources 100 times normal internal circuit current during 2 oscillator clock periods. The internal pull-ups are field-effect transistors rather than linear resistors. Pull-ups consist of three p-channel FET (pFET) devices. A pFET is on when the gate senses logical zero and off when the gate senses logical one. pFET #1 is turned on for two oscillator periods immediately after a zero-to-one transition in the Port latch. A logical one at the Port pin turns on pFET #3 (a weak pull-up) through the inverter. This inverter and pFET pair form a latch to drive logical one. pFET #2 is a very weak pull-up switched on whenever the associated nFET is switched off. This is traditional CMOS switch convention. Current strengths are 1/10 that of pFET #3.

Figure 4. Internal Pull-Up Configurations



Port 2 p1 assists the logic-one output for memory bus cycles. Note: WWW.100Y.COM WWW.100Y.CO WWW.100Y.COM.TW

WWW.100

WW.100Y.COM.TW

WWW.100Y.COM



SFR Mapping

The Special Function Registers (SFRs) of the A/T89C51AC2 fall into the following categories:

Table 3. C51 Core SFRs

Mnemonic	Add	Name	7.7	6	5	4	3	2	1	0
ACC	E0h	Accumulator	ON COP	WT T	-111	700	CO	- W	-	_
B ₁ .CO	F0h	B Register	100¥.CO	WTI	- 1	M 44.	Y.Co.	TW-	_	-
PSW	D0h	Program Status Word	CY	AC	F0	RS1	RS0	OV	F1	Р
SP C	81h	Stack Pointer		7 T	N -	MAIN	1001 CO.	WT.IM	_	-
DPL	82h	Data Pointer Low byte LSB of DPTR	VW.100Y	COM.	IN -	MAAA	1.100X.C	OM.TW	-	-
DPH	83h	Data Pointer High byte MSB of DPTR	NW <u>T</u> V.10	OY.CO	LTW M.TW	417	M.100A	COM.T	W -	_

Table 4. I/O Port SFRs

Mnemonic	Add	Name	7	1.16	5.	4	3	2 00	1	0
P0	80h	Port 0	2// //	W.1 2 07	COMA	_	W.	00.7	$M.\overline{L}_{A}$	-
P1	90h	Port 1	_1//	400°	COM	_	- TVV	1007	OW.TA	_
P2	A0h	Port 2	_ 1/	100 I	Y.COM	TW_	- TAN V	1.1001.	$CO_{\overline{M}:I,A}$	- XI
P3	B0h	Port 3	_	W.10	07.0	1.7.7		M.700.	CO-VI	- XX
P4	C0h	Port 4 (x2)	_		00 x -	WII	- 10	W-100	TOM.	

F4	COII	F011 4 (X2)	VÍ	MAIN	1001.00	OMITW	W	N W.	COM	TW
Γable 5. ⊺	imers	SFRs	TW.	MMA	W.100Y.C	COM.TV		WW.10	10 ¹ .CO1	LTW
Mnemonic	Add	Name	7	6	150	CO41.T	3	2	00 1 00	0
TH0	8Ch	Timer/Counter 0 High byte	TIN	-41	WW.100	Y.COM.	LM -	MMM	1001.C	OM.TY
TL0	8Ah	Timer/Counter 0 Low byte	OM-TW	- 1	WW.10	OX.COM	LTW	WW.	W.100X.	$\frac{\mathrm{CO}_{2}\Gamma_{1}}{\mathrm{CO}_{2}}$
TH1	8Dh	Timer/Counter 1 High byte	COM^{TV}	N -	WAN!	$\frac{100\lambda}{00x}$ CC	M.T.W	- 1/1	MM:700	$X \subset O_M$
TL1	8Bh	Timer/Counter 1 Low byte	COM.	CW -	MINN	N.1007.C	TOM-TW	_ 1	MM.10	01. <u>C</u> C
TH2	CDh	Timer/Counter 2 High byte	OY. EOM	T.T.A.	MA	M.100 X	COM.T	W -	MAM	1007-C
TL2	CCh	Timer/Counter 2 Low byte	1001-CC	M.TW	- 11	M.M. 100	N.COM.	TV _	MMA	1007 1007
TCON	88h	Timer/Counter 0 and 1 control	TF1 C	TR1	TF0	TR0	N IE1	IT1	IEO	IT0
TMOD	89h	Timer/Counter 0 and 1 Modes	GATE1	C/T1#	M11	M01	GATE0	C/T0#	M10	M00

Table 5. Timers SFRs (Continued)

Mnemonic	Add	Name	71.1	6	5	00 4	3	2	1	0
T2CON	C8h	Timer/Counter 2 control	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#
T2MOD	C9h	Timer/Counter 2 Mode	A'CON	LTV <u>I</u>	WW.	W.1 0 0Y.	$CO^{\overline{M}.T'}$	<u> </u>	T2OE	DCEN
RCAP2H	CBh	Timer/Counter 2 Reload/Capture High byte	100. 1 .CO	W.I.A.	- 1/1	MAN-100	Y.COM	LM-	_	-
RCAP2L	CAh	Timer/Counter 2 Reload/Capture Low byte	N.100X.	COMIT	V	MMM;	00X'CO	M.T <u>W</u>	_	-
WDTRST	A6h	Watchdog Timer Reset	M.100	COM!	LM -	MANA	N.100-X.C.	ON-IA	_ T	_
WDTPRG	A7h	Watchdog Timer Program	W 41.10	VOJ COM	TW	- WW	1.100x.	S2	S1	S0

Table 6. Serial I/O Port SFRs

Mnemonic	Add	Name	7	6	5	4	3	201	1	0
SCON	98h	Serial Control	FE/SM0	SM1	SM2	REN	TB8	RB8	TIN	RI
SBUF	99h	Serial Data Buffer	-	M.Ina	$CO_{\overline{M}}$	- N	MAIN	OOT.CO	JAN.	-
SADEN	B9h	Slave Address Mask	- XX	MATON	A COM.	- W	WWW.	TO TY.C	OM.	_
SADDR	A9h	Slave Address	_	10,	4 GON	, ≯ `	-137	1.10	$CO_{M_{P}}$.	si _

Mnemonic	Add	Name	7	6	5	4	3	2	(C1)	0
CCON	D8h	PCA Timer/Counter Control	CF	CR	CON	CCF4	CCF3	CCF2	CCF1	CCF0
CMOD	D9h	PCA Timer/Counter Mode	CIDL	WDTE	TO	<u>-</u>	-	CPS1	CPS0	ECF
CL	E9h	PCA Timer/Counter Low byte	-	WWW.	00 - 2 C	M	_	WEW.	ONT.CO	Mr
СН	F9h	PCA Timer/Counter High byte		WW	100 = C	OM-	v -	WIN	700 - V.C	OM.
CCAPM0 CCAPM1 CCAPM2 CCAPM3 CCAPM4	DAh DBh DCh DDh DEh	PCA Timer/Counter Mode 1 PCA Timer/Counter Mode 2 PCA Timer/Counter Mode 3	UTW-	ECOM0 ECOM1 ECOM2 ECOM3 ECOM4	CAPP0 CAPP1 CAPP2 CAPP3 CAPP4	CAPN0 CAPN1 CAPN2 CAPN3 CAPN4	MAT0 MAT1 MAT2 MAT3 MAT4	TOG0 TOG1 TOG2 TOG3 TOG4	PWM0 PWM1 PWM2 PWM3 PWM4	ECCF0 ECCF1 ECCF2 ECCF3 ECCF4
CCAP0H CCAP1H CCAP2H CCAP3H CCAP4H	FAh FBh FCh FDh FEh		CCAP1H7 CCAP2H7 CCAP3H7	CCAP1H6 CCAP2H6 CCAP3H6		CCAP1H4 CCAP2H4 CCAP3H4	CCAP1H3 CCAP2H3 CCAP3H3	CCAP0H2 CCAP1H2 CCAP2H2 CCAP3H2 CCAP4H2	CCAP1H1 CCAP2H1 CCAP3H1	CCAP0H0 CCAP1H0 CCAP2H0 CCAP3H0 CCAP4H0



WWW.100Y.CO



Table 7. PCA SFRs (Continued)

Mnemonic	Add	Name	7	6	500	4	3	2	1	0
CCAP0L	EAh	PCA Compare Capture Module 0 L	CCAP0L7	CCAP0L6	CCAP0L5	CCAP0L4	CCAP0L3	CCAP0L2	CCAP0L1	CCAP0L(
CCAP1L	EBh	PCA Compare Capture Module 1 L	CCAP1L7	CCAP1L6	CCAP1L5	CCAP1L4	CCAP1L3	CCAP1L2	CCAP1L1	CCAP1L0
CCAP2L	ECh	PCA Compare Capture Module 2 L	CCAP2L7	CCAP2L6	CCAP2L5	CCAP2L4	CCAP2L3	CCAP2L2	CCAP2L1	CCAP2L0
CCAP3L	EDh	PCA Compare Capture Module 3 L	CCAP3L7	CCAP3L6	CCAP3L5	CCAP3L4	CCAP3L3	CCAP3L2	CCAP3L1	CCAP3L0
CCAP4L	EEh	PCA Compare Capture Module 4 L	CCAP4L7	CCAP4L6	CCAP4L5	CCAP4L4	CCAP4L3	CCAP4L2	CCAP4L1	CCAP4L0

Mnemonic	Add	Name	7	6	5	4	300	2	1	0
IEN0	A8h	Interrupt Enable Control 0	EA	EC	ET2	ES	ET1	EX1	ET0	EX0
IEN1	E8h	Interrupt Enable Control 1	MAT 100	N.COM.	TW-	1 <u>N</u> M	1.100X.	ON.TY	EADC	-
IPL0	B8h	Interrupt Priority Control Low 0	NWW.	PPC	PT2	PS	PT1	PX1	PT0	PX0
IPH0	B7h	Interrupt Priority Control High 0	WAM	PPCH	PT2H	PSH	PT1H	PX1H	РТОН	PX0H
IPL1	F8h	Interrupt Priority Control Low 1	MM	N.100X.	CONTITY	- 1	MAM'T	001-CO	PADCL	-
IPH1	F7h	Interrupt Priority Control High1	-777	1007 11.100	COM	W -	MAIN	100-X'-C	PADCH	-

Mnemonic	Add	Name	7	6	5	4	3	2,00	1	0
ADCON <	F3h	ADC Control	W -	PSIDLE	ADEN	ADEOC	ADSST	SCH2	SCH1	SCH0
ADCF	F6h	ADC Configuration	CH7	CH6	CH5	CH4	СН3	CH2	CH1	CH0
ADCLK	F2h	ADC Clock	TVL	AM	1100Y.	PRS4	PRS3	PRS2	PRS1	PRS0
ADDH	F5h	ADC Data High byte	ADAT9	ADAT8	ADAT7	ADAT6	ADAT5	ADAT4	ADAT3	ADAT2
ADDL	F4h	ADC Data Low byte	EW	- 11	7100	1.00	LW -	M. M.	ADAT1	ADAT0

Mnemonic	Add	Name	CO 7	6	5	4.00	3	2	1 100	0
PCON	87h	Power Control	SMOD1	SMOD0	MAN	POF	GF1	GF0	PD	IDL
AUXR	8Eh	Auxiliary Register 0	N.COM.	TVI-	MO	O.You	XRS1	XRS2	EXTRAM	A0
AUXR1	A2h	Auxiliary Register 1	WY.COM	· TV	ENBOOT	TOOY	GF3	N 0	MA	DPS
CKCON	8Fh	Clock Control	ON-CO	WDX2	PCAX2	SIX2	T2X2	T1X2	T0X2	X2
FCON	D1h	Flash Control	FPL3	FPL2	FPL1	FPL0	FPS	FMOD1	FMOD0	FBUSY
EECON	D2h	EEPROM Contol	EEPL3	EEPL2	EEPL1	EEPL0	M.CO	TY	EEE	EEBUSY

Table 11. SFR Mapping

	0/8 ⁽¹⁾	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
-8h	IPL1 xxxx xx0x	CH 0000 0000	CCAP0H 0000 0000	CCAP1H 0000 0000	CCAP2H 0000 0000	CCAP3H 0000 0000	CCAP4H 0000 0000		F
-Oh	B 0000 0000	WWW	ADCLK xxx0 0000	ADCON x000 0000	ADDL 0000 0000	ADDH 0000 0000	ADCF 0000 0000	IPH1 xxxx xx0x	F
8h	IEN1 xxxx xx0x	CL 0000 0000	CCAP0L 0000 0000	CCAP1L 0000 0000	CCAP2L 0000 0000	CCAP3L 0000 0000	CCAP4L 0000 0000		E
0h	ACC 0000 0000	W	M.100X.C	COM.TW	WW	M:100A'CO	M.TW		E
08h	CCON 00x0 0000	CMOD 00xx x000	CCAPM0 x000 0000	CCAPM1 x000 0000	CCAPM2 x000 0000	CCAPM3 x000 0000	CCAPM4 x000 0000		
00h	PSW 0000 0000	FCON 0000 0000	EECON xxxx xx00	Y.COM.T	N N	WW.100Y	COM.TW		
28h	T2CON 0000 0000	T2MOD xxxx xx00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000	Y.COM.T	N	
COh	P4 xxxx xx11	OM.TW	MAN	.100X.CO3	LTW	MM.I	ON.COM	LM [M	
38h	IPL0 x000 0000	SADEN 0000 0000	WW	N.100Y.CC	M.TW	WWW.	100X.COM	LTW	E
30h	P3 1111 1111	COM.TW		NW.100X.	WT.MO	MM	N.100X.CC	IPH0 x000 0000	E
\8h	IEN0 0000 0000	SADDR 0000 0000	M A	WW.100Y	COMTA	W	M. 100 A.C.	'OM.TW	A
\0h	P2 1111 1111	JOX.COM	AUXR1 xxxx 00x0	WWW.100	Y.COM.TY	M A	WDTRST 1111 1111	WDTPRG xxxx x000	, A
98h	SCON 0000 0000	SBUF 0000 0000	1.TW	WWW.1	OA'COM	TW -	MMM.100	Y.COM.T	g
90h	P1 1111 1111	W.100X.CO	MIN	MMM	TOOX'CON	M.T.W	WWW.IO	OON.COM	9
38h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR x00x 1100	CKCON 0000 0000	8
30h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000	M. Too.	OM:TW	WWI	PCON 00x1 0000	8
L	0/8 ⁽¹⁾	1/9	2/A	3/B	4/C	5/D	6/E	7/F	ar'

Reserved [

Note: 1. These registers are bit-addressable.

Sixteen addresses in the SFR space are both byte-addressable and bit-addressable. The bit-addressable SFR's are those whose address ends in 0 and 8. The bit addresses, in this area, are 0x80 through to 0xFF.





Clock

The A/T89C51AC2 core needs only 6 clock periods per machine cycle. This feature, called "X2", provides the following advantages:

- Divides frequency crystals by 2 (cheaper crystals) while keeping the same CPU power.
- Saves power consumption while keeping the same CPU power (oscillator power saving).
- Saves power consumption by dividing dynamic operating frequency by 2 in operating and idle modes.
- Increases CPU power by 2 while keeping the same crystal frequency.

In order to keep the original C51 compatibility, a divider-by-2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by the software.

An extra feature is available to start after Reset in the X2 mode. This feature can be enabled by a bit X2B in the Hardware Security Byte. This bit is described in the section "In-System-Programming".

Description

The X2 bit in the CKCON register (see Table 12) allows switching from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode).


Setting this bit activates the X2 feature (X2 mode) for the CPU Clock only (see Figure 5.).

The Timers 0, 1 and 2, Uart, PCA, or Watchdog switch in X2 mode only if the corresponding bit is cleared in the CKCON register.

The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on the XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 5. shows the clock generation block diagram. The X2 bit is validated on the XTAL1÷2 rising edge to avoid glitches when switching from the X2 to the STD mode. Figure 6 shows the mode switching waveforms.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Figure 5. Clock CPU Generation Diagram






WWW.100Y.COM.TW

WWW.100X.COM



Figure 6. Mode Switching Waveforms



Note: In order to prevent any incorrect operation while operating in the X2 mode, users must be aware that all peripherals using the clock frequency as a time reference (UART, timers...) will have their time reference divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. A UART with a 4800 baud rate will have a 9600 baud rate.

Http://www.100y.com.tw

Register

Table 12. CKCON Register
CKCON (S-REL) WWW.100Y.COM.TW

Table 12.	CKCON R	egister					
CKCON (S Clock Cor	S:8Fh) ntrol Registe	er WWW					
00Y.CO	1.176	5	W.140Y.	CO3.TV	2	1	0
1007:	WDX2	PCAX2	SIX2	T2X2	T1X2	T0X2	X2

Bit Number	Bit Vinemonic	Description
N.100X.C	OM.TV	Reserved Do not set this bit.
6	WDX2	Watchdog clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.
5 N.10	PCAX2	Programmable Counter Array clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.
4	SIX2	Enhanced UART clock (MODE 0 and 2) (1) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.
3	T2X2	Timer 2 clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.
2	T1X2	Timer 1 clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.
N 1	T0X2	Timer 0 clock ⁽¹⁾ Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.
TW	X2	CPU clock Clear to select 12 clock periods per machine cycle (STD mode) for CPU and a the peripherals. Set to select 6 clock periods per machine cycle (X2 mode) and to enable the individual peripherals "X2"bits.

1. This control bit is validated when the CPU clock bit X2 is set; when X2 is low, this bit Note: WWW.100Y.CC has no effect. WWW.100Y.COM.TW Reset Value = x000 0000b

WWW.100Y.COM.TW WWW.100Y.COM.T

WWW.IO





Power Management

Two power reduction modes are implemented in the A/T89C51AC2: the Idle mode and the Power-down mode. These modes are detailed in the following sections. In addition to these power reduction modes, the clocks of the core and peripherals can be dynamically divided by 2 using the X2 Mode detailed in Section "Clock".

Reset Pin

In order to start-up (cold reset) or to restart (warm reset) properly the microcontroller, a high level has to be applied on the RST pin. A bad level leads to a wrong initialisation of the internal registers like SFRs, PC, etc. and to unpredictable behavior of the microcontroller. A warm reset can be applied either directly on the RST pin or indirectly by an internal reset source such as a watchdog, PCA, timer, etc.

At Power-up (Cold Reset)

Two conditions are required before enabling a CPU start-up:

- VDD must reach the specified VDD range,
- The level on xtal1 input must be outside the specification (VIH, VIL).

If one of these two conditions are not met, the microcontroller does not start correctly and can execute an instruction fetch from anywhere in the program space. An active level applied on the RST pin must be maintained until both of the above conditions are met. A reset is active when the level VIH1 is reached and when the pulse width covers the period of time where VDD and the oscillator are not stabilized. Two parameters have to be taken into account to determine the reset pulse width:

- VDD rise time (vddrst),
- Oscillator startup time (oscrst).

To determine the capacitor the highest value of these two parameters has to be chosen. The reset circuitry is shown in Figure 7.

Figure 7. Reset Circuitry

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Table 13 and Table 14 give some typical examples for three values of VDD rise times, two values of oscillator start-up time and two pull-down resistor values.

Table 13. Minimum Reset Capacitor for a 15k Pull-down Resistor

oscrst/vddrst	W	1ms	10ms	100ms
5 ms	TW	2.7 μF	4.7 μF	47 μF
20 ms	W	10 µF	15 μF	47 μF

Note: These values assume VDD starts from 0v to the nominal value. If the time between two on/off sequences is too fast, the power-supply de coupling capacitors may not be fully discharged, leading to a bad reset sequence.


Warm Reset

To achieve a valid reset, the reset signal must be maintained for at least 2 machine cycles (24 oscillator clock periods) while the oscillator is running. The number of clock periods is mode independent (X2 or X1).

Watchdog Reset

As detailed in Section "PCA Watchdog Timer", page 80, the WDT generates a 96-clock period pulse on the RST pin. In order to properly propagate this pulse to the rest of the application in case of external capacitor or power-supply supervisor circuit, a $1 \text{K}\Omega$ resistor must be added as shown Figure 8.

Figure 8. Reset Circuitry for WDT reset out usage



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Reset Recommendation to Prevent Flash Corruption

An example of bad initialization situation may occur in an instance where the bit ENBOOT in AUXR1 register is initialized from the hardware bit BLJB upon reset. Since this bit allows mapping of the bootloader in the code area, a reset failure can be critical.

If one wants the ENBOOT cleared in order to unmap the boot from the code area (yet due to a bad reset) the bit ENBOOT in SFRs may be set. If the value of Program Counter is accidently in the range of the boot memory addresses then a flash access (write or erase) may corrupt the Flash on-chip memory.

It is recommended to use an external reset circuitry featuring power supply monitoring to prevent system malfunction during periods of insufficient power supply voltage (power supply failure, power supply switched off).

Idle Mode

Idle mode is a power reduction mode that reduces the power consumption. In this mode, program execution halts. Idle mode freezes the clock to the CPU at known states while the peripherals continue to be clocked. The CPU status before entering Idle mode is preserved, i.e., the program counter and program status word register retain their data for the duration of Idle mode. The contents of the SFRs and RAM are also retained. The status of the Port pins during Idle mode is detailed in Table 13.

Entering Idle Mode

To enter Idle mode, you must set the IDL bit in PCON register (see Table 14). The T89C51CC02 enters Idle mode upon execution of the instruction that sets IDL bit. The instruction that sets IDL bit is the last instruction executed.

Note: If IDL bit and PD bit are set simultaneously, the T89C51CC02 enters Power-down mode. Then it does not go in Idle mode when exiting Power-down mode.

Exiting Idle Mode

There are two ways to exit Idle mode:

- 1. Generate an enabled interrupt.
 - Hardware clears IDL bit in PCON register which restores the clock to the CPU. Execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated Idle mode.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



The general-purpose flags (GF1 and GF0 in PCON register) may be used to indicate whether an interrupt occurred during normal operation or during Idle mode. When Idle mode is exited by an interrupt, the interrupt service routine may examine GF1 and GF0.

2. Generate a reset.

A logic high on the RST pin clears IDL bit in PCON register directly and asynchronously. This restores the clock to the CPU. Program execution momentarily resumes with the instruction immediately following the instruction that activated the Idle mode and may continue for a number of clock cycles before the internal reset algorithm takes control. Reset initializes the T89C51CC02 and vectors the CPU to address C:0000h.

Notes:

- During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the Port pins to be accessed. To avoid unexpected outputs at the Port pins, the instruction immediately following the instruction that activated Idle mode should not write to a Port pin or to the external RAM.
- 2. If Idle mode is invoked by ADC Idle, the ADC conversion completion will exit Idle.

Power-down Mode

The Power-down mode places the T89C51CC02 in a very low power state. Power-down mode stops the oscillator and freezes all clocks at known states. The CPU status prior to entering Power-down mode is preserved, i.e., the program counter, program status word register retain their data for the duration of Power-down mode. In addition, the SFRs and RAM contents are preserved. The status of the Port pins during Power-down mode is detailed in Table 13.

Entering Power-down Mode

To enter Power-down mode, set PD bit in PCON register. The T89C51CC02 enters the Power-down mode upon execution of the instruction that sets PD bit. The instruction that sets PD bit is the last instruction executed.

Exiting Power-down Mode

If VDD was reduced during the Power-down mode, do not exit Power-down mode until VDD is restored to the normal operating level.

There are two ways to exit the Power-down mode:


- 1. Generate an enabled external interrupt.
 - The T89C51CC02 provides capability to exit from Power-down using INT0#, INT1#.

Hardware clears PD bit in PCON register which starts the oscillator and restores the clocks to the CPU and peripherals. Using INTx# input, execution resumes when the input is released (see Figure 9) while using KINx input, execution resumes after counting 1024 clock ensuring the oscillator is restarted properly (see Figure 8). Execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated Power-down mode.

Note

- The external interrupt used to exit Power-down mode must be configured as level sensitive (INT0# and INT1#) and must be assigned the highest priority. In addition, the duration of the interrupt must be long enough to allow the oscillator to stabilize. The execution will only resume when the interrupt is deasserted.
- Exit from power-down by external interrupt does not affect the SFRs nor the internal RAM content.

Figure 9. Power-down Exit Waveform Using INT1:0#



2. Generate a reset.

A logic high on the RST pin clears PD bit in PCON register directly and asynchronously. This starts the oscillator and restores the clock to the CPU and peripherals. Program execution momentarily resumes with the instruction immediately following the instruction that activated Power-down mode and may continue for a number of clock cycles before the internal reset algorithm takes control. Reset initializes the T89C51CC02 and vectors the CPU to address 0000h.

Notes:

- During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the Port pins to be accessed. To avoid unexpected outputs at the Port pins, the instruction immediately following the instruction that activated the Power-down mode should not write to a Port pin or to the external RAM.
- Exit from power-down by reset redefines all the SFRs, but does not affect the internal RAM content.





Registers

Table 14. PCON Register

PCON (S:87h) - Power configuration Register

7 0 2 1 SMOD1 SMOD0 **POF** GF1 GF0 PD IDL

Number	Mnemonic	Description
.100 x 7 7 C	SMOD1	Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3
W 600X	SMOD0	Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to select FE bit in SCON register.
5 .100	N.COM	Reserved The value read from this bit is indeterminate. Do not set this bit.
4 11.	POF	Power-Off Flag Clear to recognize next reset type. Set by hardware when V _{cc} rises from 0 to its nominal voltage. Can also be set b software.
3	GF1	General-purpose flag 1 One use is to indicate whether an interrupt occurred during normal operation of during Idle mode.
2 W	GF0	General-purpose flag 0 One use is to indicate whether an interrupt occurred during normal operation of during Idle mode.
1	PD	Power-down Mode bit Cleared by hardware when an interrupt or reset occurs. Set to activate the Power-down mode. If IDL and PD are both set, PD takes precedence.
TWo	IDL	Idle Mode bit Cleared by hardware when an interrupt or reset occurs. Set to activate the Idle mode. If IDL and PD are both set, PD takes precedence.

WWW.100Y.COM.TW

100Y.COM.TW

Reset Value = 00X1 0000b WWW.100Y.CC WWW.100Y.COM.TW WWW.100Y.COM.TW

WWW.100Y.COM.TW

Data Memory

The A/T89C51AC2 provides data memory access in two different spaces:

- 1. The internal space mapped in three separate segments:
- the lower 128 Bytes RAM segment.
- the upper 128 Bytes RAM segment.
- the expanded 1024 Bytes RAM segment (XRAM).
- 2. The external space.

A fourth internal segment is available but dedicated to Special Function Registers, SFRs, (addresses 80h to FFh) accessible by direct addressing mode.

Figure 11 shows the internal and external data memory spaces organization.

Figure 10. Internal Memory - RAM





Figure 11. Internal and External Data Memory Organization XRAM-XRAM



WWW.100Y.COM.TW



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Internal Space

Lower 128 Bytes RAM


The lower 128 Bytes of RAM (see Figure 11) are accessible from address 00h to 7Fh using direct or indirect addressing modes. The lowest 32 Bytes are grouped into 4 banks of 8 registers (R0 to R7). Two bits RS0 and RS1 in PSW register (see Figure 17) select which bank is in use according to Table 15. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing, and can be used for context switching in interrupt service routines.

Table 15. Register Bank Selection

RS1	RS0	Description
0/.0	O VII.	Register bank 0 from 00h to 07h
001.00	M.TW 1	Register bank 0 from 08h to 0Fh
1007.C	W.TVo	Register bank 0 from 10h to 17h
1100Y	TIN ON TIN	Register bank 0 from 18h to 1Fh

The next 16 Bytes above the register banks form a block of bit-addressable memory space. The C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00h to 7Fh.

Figure 12. Lower 128 Bytes Internal RAM Organization



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Upper 128 Bytes RAM

The upper 128 Bytes of RAM are accessible from address 80h to FFh using only indirect addressing mode.

Expanded RAM

The on-chip 1024 Bytes of expanded RAM (XRAM) are accessible from address 0000h to 03FFh using indirect addressing mode through MOVX instructions. In this address range, the bit EXTRAM in AUXR register is used to select the XRAM (default) or the XRAM. As shown in Figure 11 when EXTRAM = 0, the XRAM is selected and when EXTRAM = 1, the XRAM is selected.

The size of XRAM can be configured by XRS1-0 bit in AUXR register (default size is 1024 Bytes).

Note:

Lower 128 Bytes RAM, Upper 128 Bytes RAM, and expanded RAM are made of volatile memory cells. This means that the RAM content is indeterminate after power-up and must then be initialized properly.

External Space

Memory Interface

The external memory interface comprises the external bus (port 0 and port 2) as well as the bus control signals (RD, WR, and ALE).

Figure 13 shows the structure of the external address bus. P0 carries address A7:0 while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 16 describes the external memory interface signals.

Figure 13. External Data Memory Interface Structure

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Table 16. External Data Memory Interface Signals

Signal Name	Туре	Description	Alternative Function
A15:8	0	Address Lines Upper address lines for the external bus.	P2.7:0
AD7:0	I/O	Address/Data Lines Multiplexed lower address lines and data for the external memory.	P0.7:0
ALE	0	Address Latch Enable ALE signals indicates that valid address information are available on lines AD7:0.	COW. TW
RD	0	Read Read signal output to external data memory.	P3.7
WR	0	Write Write signal output to external memory.	P3.6

External Bus Cycles

This section describes the bus cycles the A/T89C51AC2 executes to read (see Figure 14), and write data (see Figure 15) in the external data memory.

External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator clock period in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2 mode.


Slow peripherals can be accessed by stretching the read and write cycles. This is done using the M0 bit in AUXR register. Setting this bit changes the width of the RD and WR signals from 3 to 15 CPU clock periods.

For simplicity, the accompanying figures depict the bus cycle waveforms in idealized form and do not provide precise timing information. For bus cycle timing parameters refer to the Section "AC Characteristics".






Figure 14. External Data Read Waveforms



Notes: 1. RD signal may be stretched using M0 bit in AUXR register.

2. When executing MOVX @Ri instruction, P2 outputs SFR content.

Figure 15. External Data Write Waveforms



1. WR signal may be stretched using M0 bit in AUXR register. Notes:

When executing MOVX @Ri instruction, P2 outputs SFR content.


WWW.100Y.COM.TW WWW.100Y.COM.TW 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Dual Data Pointer

Description

The A/T89C51AC2 implements a second data pointer for speeding up code execution and reducing code size in case of intensive usage of external memory accesses. DPTR 0 and DPTR 1 are seen by the CPU as DPTR and are accessed using the SFR addresses 83h and 84h that are the DPH and DPL addresses. The DPS bit in AUXR1 register (see Figure 19) is used to select whether DPTR is the data pointer 0 or the data pointer 1 (see Figure 16).

Figure 16. Dual Data Pointer Implementation



Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare...) are well served by using one data pointer as a "source" pointer and the other one as a "destination" pointer. Hereafter is an example of block move implementation using the two pointers and coded in assembler. The latest C compiler takes also advantage of this feature by providing enhanced algorithm libraries.

The INC instruction is a short (2 Bytes) and fast (6 machine cycle) way to manipulate the DPS bit in the AUXR1 register. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry.

- ; ASCII block move using dual data pointers
- ; Modifies DPTR0, DPTR1, A and PSW
- ; Ends when encountering ${\tt NULL}$ character
- ; Note: DPS exits opposite to the entry state unless an extra INC AUXR1 is added

AUXR1EQU0A2h

move:movDPTR,#SOURCE ; address of SOURCE
 incAUXR1 ; switch data pointers
 movDPTR,#DEST ; address of DEST
mv_loop:incAUXR1; switch data pointers
 movxA,@DPTR; get a byte from SOURCE
 incDPTR; increment SOURCE address
 incAUXR1; switch data pointers
 movx@DPTR,A; write the byte to DEST
 incDPTR; increment DEST address
 jnzmv_loop; check for NULL terminator
end_move:





Registers

Table 17. PSW Register

PSW (S:D0h)

Program Status Word Register

	ZON	6	5	4	CO 3	2	1	0
700	CY	AC	F0	RS1	RS0	ov	F1	Р

Bit Number	Bit Mnemonic	Description	WWITTO	O.Y.COM.	TW						
1.1707.	CY	Carry Flag	om bit 1 of ALU	J operands.	A.T.W						
6 00	AC		uxiliary Carry Flag urry out from bit 1 of addition operands.								
5	F0	User Defina	ser Definable Flag 0.								
4-3	RS1:0		Register Bank Select Bits Refer to Table 15 for bits description.								
2	ov	Overflow Flag Overflow set by arithmetic operations.									
1	N.1 F1	User Defina	able Flag 1	MW.10	CON	I.I.					
0 / /	N. Poor			n odd number ns an even nu		om.TW					
Reset Valu	- x1 100	Mo			1100	ONL					

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

Table 18. AUXR Register

Table 18. /	AUXR Re	gister					
AUXR (S:8 Auxiliary Re	Eh) egister						
COM.TY	6	1.15	CO 4.TV	3	2	1COM	0
COLLIN	- 1	MO	COMI	XRS1	XRS0	EXTRAM	Α0
Bit	Bit	1 1 100	COM			N. POLICE	1/1-

WW.1007.CO	W.I.A.	-14	MO	COMI	XRS1	XRS0	EXTRAM	Α0	
NWW.100Y.CC	Bit Number	Bit Mnemonic	Description	OX.COM	WT.	WW	W.100X.C	OM.TW	
MMM.100X.C	7-6	N -	Reserved The value re	ead from these	bits are indet	erminate. Do	not set this bit.	.co _{M.T}	
WWW.1002	X.C5M	MO	Stretch MOVX control: the RD/ and the WR/ pulse length is increased according to the value of M0. M0 Pulse length in clock period 0 6 1 30						
WWW.L	0014	M.TY	Reserved The value r	ead from this b	it is indetermi	nate. Do not	set this bit.	100X.C	
WWW WWW	3-2	XRS1-0	XRAM size Accessible XRS 1:0 0 0 1 1 1 0 1 1	: size of the XR/ XRAM size 256 Bytes 512 Bytes 768 Bytes 1024 Bytes	700X'CO	I.TW M.TW DN.TW	MM. MM.	M. 1007 M. 100X M. 100X	

Internal/External RAM (00h - FFh) access using MOVX @ Ri/@ DPTR 0 - Internal XRAM access using MOVX @ Ri/@ DPTR. 1 - External data memory access. Disable/Enable ALE) 0 - ALE is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3)	Bit Number	Bit Mnemonic	Description
0 - ALF is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3)	100 X . CO J	EXTRAM	access using MOVX @ Ri/@ DPTR 0 - Internal XRAM access using MOVX @ Ri/@ DPTR.
mode is used) 1 - ALE is active only during a MOVX or MOVC instruction.	100 X.C.	A0	0 - ALE is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3 if X mode is used)

Table 19. AUXR1 Register

	1001.						
7	6	5	4	3	2	1 T 1	0

Bit Number	Bit Mnemonic	Description
V.100 Y. CONT. TW 7-6 Y	M.N. 100	Reserved The value read from these bits is indeterminate. Do not set these bits.
MANY COMPTY 5	ENBOOT ⁽¹⁾	Enable Boot Flash Set this bit for map the boot Flash between F800h -FFFFh Clear this bit for disable boot Flash.
OX.COM.	WWW	Reserved The value read from this bit is indeterminate. Do not set this bit.
COM TV3	GF3	General-purpose Flag 3
2	0	Always Zero This bit is stuck to logic 0 to allow INC AUXR1 instruction without affecting GF3 flag.
CON 1TW	- 1	Reserved for Data Pointer Extension.
100X, COM. T	DPS	Data Pointer Select Bit Set to select second dual data pointer: DPTR1. Clear to select first dual data pointer: DPTR0.

Reset Value = XXXX 00X0b

WWW.100

LINBOO section. Note: 1. ENBOOT is initialized with the invert BLJB at reset. See In-System Programming WWW.10 WWW.100Y.CO WWW.100Y.COM.T

WWW.100X.

WWW.100Y.COM.T

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





EEPROM Data Memory

The 2 KB on-chip EEPROM memory block is located at addresses 0000h to 07FFh of the XRAM/XRAM memory space and is selected by setting control bits in the EECON register. A read in the EEPROM memory is done with a MOVX instruction.

A physical write in the EEPROM memory is done in two steps: write data in the column latches and transfer of all data latches into an EEPROM memory row (programming).

The number of data written on the page may vary from 1 up to 128 Bytes (the page size). When programming, only the data written in the column latch is programmed and a ninth bit is used to obtain this feature. This provides the capability to program the whole memory by Bytes, by page or by a number of Bytes in a page. Indeed, each ninth bit is set when the writing the corresponding byte in a row and all these ninth bits are reset after the writing of the complete EEPROM row.

Write Data in the Column Latches

Data is written by byte to the column latches as for an external RAM memory. Out of the 11 address bits of the data pointer, the 4 MSBs are used for page selection (row) and 7 are used for byte selection. Between two EEPROM programming sessions, all the addresses in the column latches must stay on the same page, meaning that the 4 MSB must no be changed.

The following procedure is used to write to the column latches:

- · Save and disable interrupt.
- Set bit EEE of EECON register
- Load DPTR with the address to write
- Store A register with the data to be written
- Execute a MOVX @DPTR, A
- If needed loop the three last instructions until the end of a 128 Bytes page
- Restore interrupt.

Note: The last page address used when loading the column latch is the one used to select the page programming address.

Programming

The EEPROM programming consists of the following actions:

- writing one or more Bytes of one page in the column latches. Normally, all Bytes
 must belong to the same page; if not, the last page address will be latched and the
 others discarded.
- launching programming by writing the control sequence (50h followed by A0h) to the EECON register.
- EEBUSY flag in EECON is then set by hardware to indicate that programming is in progress and that the EEPROM segment is not available for reading.
- The end of programming is indicated by a hardware clear of the EEBUSY flag.

Note: The sequence 5xh and Axh must be executed without instructions between then otherwise the programming is aborted.

Read Data

The following procedure is used to read the data stored in the EEPROM memory:

- Save and disable interrupt
- Set bit EEE of EECON register
- Load DPTR with the address to read
- Execute a MOVX A, @DPTR
- Restore interrupt

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Examples

```
apl_rd_eeprom_byte

;* DPTR contain address to read.

;* Acc contain +h-
        MOV EECON, #02h; map EEPROM in XRAM space
                ; Save and clear EA
                                    WWW.100Y.COM.TW
                MOV EECON, #00h; unmap EEPROM
                                     WWW.100Y.COM.TW
          ; Restore EA
                                           ***.
                ret
             ;* DPTR contain address to load
                ;* NOTE: in this example we load only 1 byte, but it is possible upto
                ;* 128 Bytes.
                ;* before execute this function, be sure the EEPROM is not BUSY
                                                WW.100X.COM.
                api_ld_eeprom_cl:
                                              WWW.100Y.COM.TW
                ; Save and clear EA
                                               WWW.100Y.COM.TW
                MOV EECON, #02h; map EEPROM in XRAM space
                MOVX @DPTR, A
                MOVEECON, #00h; unmap EEPROM
                ; Restore EA
;* NAME: api_wr_eeprom
;* NOTE: before evo-
:**
 ;* NOTE: before execute this function, be sure the EEPROM is not BUSY
  api_wr_eeprom:
; Save ~ ~
                                                      WWW.100Y.COM
   MOV EECON, #050h
               EECON, #050h

MOV EECON, #0A0h

Restore EA
                             WWW.100Y.COM.TW
      WWW.100Y.COM.TW
     WWW.Inny Cret
```



W.100Y.COM.TW



Registers

WW.100Y.COM.TW

Table 20. EECON Register
EECON (S:0Dal.) **EEPROM Control Register**

Table 20.	EECON Re	egister					
EECON (S		gister					
00 Y. COM	6	5	1.14	CO31.T	2	1	0
EEPL3	EEPL2	EEPL1	EEPL0	COM		EEE	EEBUSY

7-4	EEPL3-0	Programming Launch command bits
7-4	EEPL3-0	Write 5Xh followed by AXh to EEPL to launch the programming.
3	COM.T	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	N.COM.	Reserved The value read from this bit is indeterminate. Do not set this bit.
WWW.	OON.COM	Enable EEPROM Space bit Set to map the EEPROM space during MOVX instructions (Write in the column
WI	100 EEE C	latches) Clear to map the XRAM space during MOVX.
WWW	1.700X:C	Programming Busy flag Set by hardware when programming is in progress.
WW	EEBUSY	Cleared by hardware when programming is done. Can not be set or cleared by software.

Reset Value = XXXX XX00b WWW.100Y.COM.TW Not bit addressable WWW.100Y.COM.TW WWW.100Y.COM.TW

W.100Y.COM.TW

COM.TW

WWW.100X


er inny.coM.

Program/Code Memory

The A/T89C51AC2 implement 32 KB of on-chip program/code memory. Figure 17 shows the partitioning of internal and external program/code memory spaces depending on the product.

The Flash memory increases EPROM and ROM functionality by in-circuit electrical erasure and programming. Thanks to the internal charge pump, the high voltage needed for programming or erasing Flash cells is generated on-chip using the standard VDD voltage. Thus, the Flash Memory can be programmed using only one voltage and allows In-System-Programming commonly known as ISP. Hardware programming mode is also available using specific programming tool.

Figure 17. Program/Code Memory Organization



Notes: 1. If the program executes exclusively from on-chip code memory (not from external memory), beware of executing code from the upper byte of on-chip memory (7FFFh) and thereby disrupt I/O Ports 0 and 2 due to external prefetch. Fetching code constant from this location does not affect Ports 0 and 2.

Default factory programmed parts come with maximum hardware protection. Execution from external memory is not possible unless the Hardware Security Byte is reprogrammed. See Table 25.





External Code Memory Access

Memory Interface

The external memory interface comprises the external bus (port 0 and port 2) as well as the bus control signals (PSEN#, and ALE).

Figure 18 shows the structure of the external address bus. P0 carries address A7:0 while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 18 describes the external memory interface signals.

Figure 18. External Code Memory Interface Structure




Table 21. External Code Memory Interface Signals

Signal Name	Туре	Description	Alternate Function
A15:8	0	Address Lines Upper address lines for the external bus.	P2.7:0
AD7:0	I/O	Address/Data Lines Multiplexed lower address lines and data for the external memory.	N P0.7:0
ALE	0	Address Latch Enable ALE signals indicates that valid address information are available on lines AD7:0.	IN-
PSEN#	0	Program Store Enable Output This signal is active low during external code fetch or external code read (MOVC instruction).	M.T.M

External Bus Cycles

This section describes the bus cycles the A/T89C51AC2 executes to fetch code (see Figure 19) in the external program/code memory.


External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator clock period in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2 mode see section "Clock".

For simplicity, the accompanying figure depicts the bus cycle waveforms in idealized form and do not provide precise timing information.

For bus cycling parameters refer to the 'AC-DC parameters' section.

WWW.100Y.COM.

Figure 19. External Code Fetch Waveforms



Flash Memory Architecture


A/T89C51AC2 features two on-chip Flash memories:


- Flash memory FM0: containing 32 KB of program memory (user space) organized into 128 byte pages,
- Flash memory FM1:
 2 KB for boot loader and Application Programming Interfaces (API).

The FM0 can be program by both parallel programming and Serial In-System-Programming (ISP) whereas FM1 supports only parallel programming by programmers. The ISP mode is detailed in the "In-System-Programming" section.

All Read/Write access operations on Flash Memory by user application are managed by a set of API described in the "In-System-Programming" section.

Figure 20. Flash Memory Architecture





FM1 mapped between F800h and FFFFh when bit ENBOOT is set in AUXR1 register





FM0 Memory Architecture

The Flash memory is made up of 4 blocks (see Figure 20):

- The memory array (user space) 32 KB
- The Extra Row
- The Hardware security bits
- The column latch registers

User Space

This space is composed of a 32 KB Flash memory organized in 256 pages of 128 Bytes. It contains the user's application code.

Extra Row (XRow)

This row is a part of FM0 and has a size of 128 Bytes. The extra row may contain information for boot loader usage.

Hardware Security Byte

The Hardware security Byte space is a part of FM0 and has a size of 1 byte.

The 4 MSB can be read/written by software, the 4 LSB can only be read by software and

written by hardware in parallel mode.

Column Latches

The column latches, also part of FMO, have a size of full page (128 Bytes).

The column latches are the entrance buffers of the three previous memory locations

(user array, XROW and Hardware security byte).

Cross Flash Memory Access Description

The FM0 memory can be program only from FM1. Programming FM0 from FM0 or from external memory is impossible.

The FM1 memory can be program only by parallel programming.

The Table 22 show all software Flash access allowed.

Table 22. Cross Flash Memory Access

(N		Action	FM0 (user Flash)	FM ² (boot F
executing from	FM0 (user Flash)	Read	ok	ON COM
		Load column latch	ok NV	*OOX.COM
		Write	WWW - WWW	TOON CO
cutin	FM1 (boot Flash)	Read	ok WW	ok
Code exe		Load column latch	ok ok	W. Food S
		Write	ok N	WW.I
	External memory EA = 0	Read	OM.	WW.100
		Load column latch	ONLTW	WWW.100
		Write	COM	WWW.

VW.100X.COM

Overview of FM0 Operations

The CPU interfaces to the Flash memory through the FCON register and AUXR1 register.

These registers are used to:

- Map the memory spaces in the adressable space
- Launch the programming of the memory spaces
- Get the status of the Flash memory (busy/not busy)

Mapping of the Memory Space

By default, the user space is accessed by MOVC instruction for read only. The column latches space is made accessible by setting the FPS bit in FCON register. Writing is possible from 0000h to 7FFFh, address bits 6 to 0 are used to select an address within a page while bits 14 to 7 are used to select the programming address of the page. Setting FPS bit takes precedence on the EXTRAM bit in AUXR register.

The other memory spaces (user, extra row, hardware security) are made accessible in the code segment by programming bits FMOD0 and FMOD1 in FCON register in accordance with Table 23. A MOVC instruction is then used for reading these spaces.

Table 23. FM0 Blocks Select Bits

FMOD1	FMOD0	FM0 Adressable space
0	Y.CO O TW	User (0000h-7FFFh)
0	OY.COT	Extra Row(FF80h-FFFFh)
V1WW.	OOY.CO TY	Hardware Security Byte (0000h)
1	100Y.CP N.T	Reserved

Launching Programming

FPL3:0 bits in FCON register are used to secure the launch of programming. A specific sequence must be written in these bits to unlock the write protection and to launch the programming. This sequence is 5xh followed by Axh. Table 24 summarizes the memory spaces to program according to FMOD1:0 bits.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WW.100X.COM



Table 24. Programming Spaces

COM',		Write to	o FCON	M	
COM	FPL3:0	FPS	FMOD1	FMOD0	Operation
N COM	5	Х	0	0 0	No action
User	Α	X	0001	CO o	Write the column latches in user space
100 Y.C.	5	x N	0 00	1.1	No action
Extra Row	O A	х	01.10	y.doN	Write the column latches in extra row space
Hardware	CO 5	X X	WIN	000	No action
Security Byte	CA	X	WANN.	0 C	Write the fuse bits space
MMin	C5	X	MMA	101Y.C	No action
Reserved	AON	X	1/1/1	101	No action

Notes:

- 1. The sequence 5xh and Axh must be executing without instructions between them otherwise the programming is aborted.
- 2. Interrupts that may occur during programming time must be disabled to avoid any spurious exit of the programming mode.

Status of the Flash Memory

The bit FBUSY in FCON register is used to indicate the status of programming.

FBUSY is set when programming is in progress.

Selecting FM1

The bit ENBOOT in AUXR1 register is used to map FM1 from F800h to FFFFh.

Loading the Column Latches

Any number of data from 1 Byte to 128 Bytes can be loaded in the column latches. This provides the capability to program the whole memory by byte, by page or by any number of Bytes in a page.


When programming is launched, an automatic erase of the locations loaded in the column latches is first performed, then programming is effectively done. Thus no page or block erase is needed and only the loaded data are programmed in the corresponding page.

The following procedure is used to load the column latches and is summarized in Figure 21:

- Save then disable interrupt and map the column latch space by setting FPS bit.
- Load the DPTR with the address to load.
- Load Accumulator register with the data to load.
- Execute the MOVX @DPTR, A instruction.
- If needed loop the three last instructions until the page is completely loaded.
- Unmap the column latch and Restore Interrupt

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Figure 21. Column Latches Loading Procedure



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Note: The last page address used when loading the column latch is the one used to select the page programming address.

Programming the Flash Spaces

User

The following procedure is used to program the User space and is summarized in Figure 22:

- Load up to one page of data in the column latches from address 0000h to 7FFFh.
- Save then disable the interrupts.
- Launch the programming by writing the data sequence 50h followed by A0h in FCON register (only from FM1).
 - The end of the programming indicated by the FBUSY flag cleared.
- Restore the interrupts.

The following procedure is used to program the Extra Row space and is summarized in Figure 22:


- Load data in the column latches from address FF80h to FFFFh.
- Save then disable the interrupts.
- Launch the programming by writing the data sequence 52h followed by A2h in FCON register. This step of the procedure must be executed from FM1. The end of the programming indicated by the FBUSY flag cleared.
 - The end of the programming indicated by the FBUSY flag cleared.
- Restore the interrupts.



Extra Row



Figure 22. Flash and Extra Row Programming Procedure



WWW.100Y.COM.T 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Hardware Security Byte

WWW.100Y.COM.

The following procedure is used to program the Hardware Security Byte space and is summarized in Figure 23:

- Set FPS and map Hardware byte (FCON = 0x0C)
- Save and disable the interrupts.
- Load DPTR at address 0000h.
- Load Accumulator register with the data to load.
- Execute the MOVX @DPTR, A instruction.
- Launch the programming by writing the data sequence 54h followed by A4h in FCON register. This step of the procedure must be executed from FM1. The end of the programming indicated by the FBUSY flag cleared. The end of the programming indicated by the FBusy flag cleared.
- Restore the interrupts.

Flash Spaces Programming Save and Disable IT EA = 0Save and Disable IT EA = 0Launch Programming FCON = 54h FCON = A4h FCON = 0Ch **Data Load FBusy** DPTR = 00hCleared? ACC = Data Exec: MOVX @DPTR, A **End Loading** Clear Mode FCON = 00hRestore IT **End Programming** RestoreIT

Figure 23. Hardware Programming Procedure

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Reading the Flash Spaces

User

The following procedure is used to read the User space:

 Read one byte in Accumulator by executing MOVC A,@A+DPTR where A+DPTR is the address of the code byte to read.

Note: FCON is supposed to be reset when not needed.

Extra Row

The following procedure is used to read the Extra Row space and is summarized in Figure 24:

- Map the Extra Row space by writing 02h in FCON register.
- Read one byte in Accumulator by executing MOVC A,@A+DPTR with A = 0 and DPTR = FF80h to FFFFh.
- Clear FCON to unmap the Extra Row.

Hardware Security Byte

The following procedure is used to read the Hardware Security space and is summarized in Figure 24:


- Map the Hardware Security space by writing 04h in FCON register.
- Read the byte in Accumulator by executing MOVC A,@A+DPTR with A = 0 and DPTR = 0000h.
- Clear FCON to unmap the Hardware Security Byte.





Figure 24. Reading Procedure

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Note: 1. aa = 10 for the Hardware Security Byte.

Flash Protection from Parallel Programming

The three lock bits in Hardware Security Byte (see "In-System-Programming" section) are programmed according to Table 25 provide different level of protection for the on-chip code and data located in FM0 and FM1.

The only way to write these bits are the parallel mode. They are set by default to level 4

Table 25. Program Lock bit

Program Lock Bits		00 Y.	ONITH WWW.100X.COM.TW	
Security Level	LB0	LB1	LB2	Protection Description
1.11	U	U	U	No program lock features enabled. MOVC instruction executed from external program memory returns non coded data.
2	Р	U	N O	MOVC instructions executed from external program memory are barred to return code bytes from internal memory, EA is sampled and latched on reset, and further parallel programming of the Flash is disabled.
3	U	Р	U	Same as 2, also verify through parallel programming interface is disabled.
4	TÜ	U	Р	Same as 3, also external execution is disabled if code roll over beyond 7FFFh

Program Lock bits

U: unprogrammed

P: programmed

WARNING: Security level 2 and 3 should only be programmed after Flash and Core verification.

Preventing Flash Corruption

See the "Power Management" section.

Registers

FCON RegisterFCON (S:D1h)

Flash Control D WW.100Y.COM.TW

57WW.100Y.COM.TW 6 2 1 0 FPL3 FPL2 FPI 1 FPL0 **FPS** FMOD1 FMOD0 FBUSY

7-4	FPL3:0	Programming Launch Command Bits Write 5Xh followed by AXh to launch the programming according to FMOD1:0 (see Table 24)
3 00	FPS	Flash Map Program Space Set to map the column latch space in the data memory space. Clear to re-map the data memory space.
2-1	FMOD1:0	Flash Mode See Table 23 or Table 24.
N O	FBUSY	Flash Busy Set by hardware when programming is in progress. Clear by hardware when programming is done. Can not be changed by software.

Reset Value = 0000 0000b WWW.100Y.COM.TW WWW.100Y.

WWW.100Y.COM.TW

WWW.100Y.

MMM.To

WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100Y.COM.TW

ooy.COM.TW

WWW.100Y.COM.TW





Operation Cross Memory Access

Space addressable in read and write are:

- RAM
- ERAM (Expanded RAM access by movx) WWW.100Y.COM.TW
- XRAM (eXternal RAM)
- **EEPROM DATA**
- FM0 (user flash)
- Hardware byte
- **XROW**

WWW.100Y.COM.TW

- Boot Flash
- Flash Column latch

The table below provide the different kind of memory which can be accessed from different code location. WWW.100Y.COM WW.100Y.COM.

WWW.100Y.COM.TW Table 26. Cross Memory Access

AMM:100	Action	RAM	XRAM ERAM	Boot FLASH	FM0	E² Data	Hardware Byte	XROW
Last El AGO	Read	WIN	W	OK	ОК	ОК	OK	EW -
boot FLASH	Write	MILM		M.1003	OK ⁽¹⁾	OK ⁽¹⁾	OK ⁽¹⁾	OK ⁽¹⁾
EMO	Read	$O_{M,I,A}$	ī	ОК	OK	ОК	OK CC	M
FM0	Write	COW_{II}	esī.	M.100	OK (idle)	OK ⁽¹⁾	MAI.TOO Y.C.	ОК
External	Read	COM.	N N	WWW.I	O.COM.	ОК	MAN Jun	CO_{M}
memory EA = 0 or Code Roll Over	Write	N.COM	.TW	MMM;	100X·COV	OK ⁽¹⁾	MMM.1002	COM.TW

> WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Sharing Instructions

	N.					
Action	RAM	XRAM ERAM	EEPROM DATA	Boot FLASH	FM0	Hardware Byte
Read	MOV	MOVX	MOVX	MOVC	MOVC	MOVC
Write	MOV	MOVX	MOVX	Mo	by cl	by cl

EEE bit in EECON Register	FPS in FCON Register	ENBOOT	EA	XRAM ERAM	EEPROM DATA	Flash Column Latch
0	COMO	Х	X	ОК	N	
0.100	COM	Х	X	ОК	N.	
11.10	- CO	Х	NW-X	COM.	ОК	
1.1.1	OM.	Х	X	OK		

Table 29. Write MOVX @DPTR.A

EEE bit in EECON Register	FPS bit in FCON Register	ENBOOT	EA	XRAM ERAM	EEPROM Data	Flash Columi Latch
0	0	X	X	OK	COMITY	
N N	MM.IONY.	COM.	1 1	100	COPY	√ ок
0	MANITOON	COX	N 0 W	OK	Y.CO.	TW
1	0	,C x	√ X √	111111111111111111111111111111111111111	ОК	WI
TW	WWW.	Y.CON	TW 1	MM	100 A CO	OK
T. T.	WWW.I	XOM	0	ОК	100X.CO	YTM

WWW.100

OY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM



Table 30. Read MOVC A, @DPTR

	FC	ON Regist	ter	MIN	W.	v.1007.	OM_{JJM}		Hardware	External
Code Execution	FMOD1	FMOD0	FPS	ENBOOT	DPTR	FM1	FM0	XROW	Byte	Code
CON.TW		NN	1.1007	0 1.7	0000h to 7FFFh	VW.100Y	ОК	N		
	0	0	X	COM	0000h to 7FFFh	WW.100	OK	-XI		
	N	WW		OX.CP	F800h to FFFFh	Do not use this configuration			uration	
From FM0	0	1	X.	X _C O	0000 to 007Fh See ⁽¹⁾	MMM.I	100 X COV	ОК		
	1	0	X	X.C	X	MMM	100Y.CO	WIW	ОК	
	WT		WW	0 7.5	000h to 7FFFh	MAL	ОК	WIIM		
W 100 - ON. 1	1	1	X	100Y	0000h to 7FFFh	MM	ОК	OM.TY		
		100	F800h to FFFFh	WW	Do not u	se this config	uration	•		
WW. TOOY.	W. 100X. COM	100X.COM.TW	W	11.10	0000h to 7FFF	W	ОК	COM	TW	
	CO_{Mr}	TW	0	WWW	F800h to FFFFh	ОК	W 10	M.COM	TW	
		0		0	00X-X	N	WW TANA	NA NA	MITW	
	N.CO	MIN	1	1	100X X	V	ОК	100X-C	MIN	
	MY.CC	MIT	1	0	1100 X	TW	MM	NA	WT.MO	
From FM1 (ENBOOT =1	100 ^X .C	11.T	X	1	0000h to 007h	LTW	MM	ОК	WT.MO	4
MAM	100Y	COhe		0	See (2)	NA NA				N
	N.1907	0	X	1 1	W . X . X . X	M.TW		100	ОК	N
	100	Y.CO.	WTN	0	VW 100Y.	WI.MO.	N	NA	MON	IM
	1110	1.00	X	1	000h to 7FFFh	COM.TV	ОК	W.10	ON	TW
	1.1	OOY.C	M.J	0	JOUIT TO FFFII	T.MO	N	NA	100 X .C.O.	M.TW
External code : EA=0 or Code Roll Over	X	0	COX	X	X	Y.COM.	IM	MMA	11.100 X.C.	ОК

^{1.} For DPTR higher than 007Fh only lowest 7 bits are decoded, thus the behavior is the same as for addresses from 0000h to 007Fh

WWW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

^{2.} For DPTR higher than 007Fh only lowest 7 bits are decoded, thus the behavior is the same as for addresses from 0000h to 007Fh

In-System Programming (ISP)

With the implementation of the User Space (FM0) and the Boot Space (FM1) in Flash technology the A/T89C51AC2 allows the system engineer the development of applications with a very high level of flexibility. This flexibility is based on the possibility to alter the customer program at any stages of a product's life:

- Before mounting the chip on the PCB, FM0 Flash can be programmed with the application code. FM1 is always preprogrammed by Atmel with a bootloader (UART bootloader).⁽¹⁾
- Once the chip is mounted on the PCB, it can be programmed by serial mode via the UART.

Note: 1. The user can also program his own bootloader in FM1.

This In-System-Programming (ISP) allows code modification over the total lifetime of the product.

Besides the default Boot loader Atmel provide to the customer also all the needed Application-Programming-Interfaces (API) which are needed for the ISP. The API are located also in the Boot memory.


This allow the customer to have a full use of the 32 KB user memory.

Flash Programming and Erasure

There are three methods of programming the Flash memory:

- The Atmel bootloader located in FM1 is activated by the application. Low level API routines (located in FM1) will be used to program FM0. The interface used for serial downloading to FM0 is the UART. API can be called also by the user's bootloader located in FM0 at [SBV]00h.
- A further method exists in activating the Atmel boot loader by hardware activation. See Section "Hardware Security Byte".
- The FM0 can be programmed also by the parallel mode using a programmer.

Figure 25. Flash Memory Mapping







Boot Process

Software Boot Process Example

Many algorithms can be used for the software boot process. Below are descriptions of the different flags and Bytes.

Boot Loader Jump Bit (BLJB):

- This bit indicates if on RESET the user wants to jump to this application at address @0000h on FM0 or execute the boot loader at address @F800h on FM1.
- BLJB = 0 (i.e. bootloader FM1 executed after a reset) is the default Atmel factory programming.
- To read or modify this bit, the APIs are used.

Boot Vector Address (SBV):

- This byte contains the MSB of the user boot loader address in FM0.
- The default value of SBV is FFh (no user boot loader in FM0).
- To read or modify this byte, the APIs are used.

Extra Byte (EB) and Boot Status Byte (BSB):

- These Bytes are reserved for customer use.
- To read or modify these Bytes, the APIs are used.

Hardware Boot Process

At the falling edge of RESET, the bit ENBOOT in AUXR1 register is initialized with the value of Boot Loader Jump Bit (BLJB).

Further at the falling edge of RESET if the following conditions (called Hardware condition) are detected. The FCON register is initialized with the value 00h and the PC is initialized with F800h (FM1 lower byte = Bootloader entry point).

Harware Conditions:

- PSEN low⁽¹⁾
- EA high,
- ALE high (or not connected).

The Hardware condition forces the bootloader to be executed, whatever BLJB value is. Then BLBJ will be checked.

If no hardware condition is detected, the FCON register is initialized with the value F0h. Then BLJB value will be checked.

Conditions are:

- If bit BLJB = 1:
 - User application in FM0 will be started at @0000h (standard reset).
- If bit BLJB = 0:


Boot loader will be started at @F800h in FM1.

Note

- As PSEN is an output port in normal operating mode (running user applications or bootloader applications) after reset it is recommended to release PSEN after the falling edge of Reset is signaled.
 - The hardware conditions are sampled at reset signal Falling Edge, thus they can be released at any time when reset input is low.
- To ensure correct microcontroller startup, the PSEN pin should not be tied to ground during power-on.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Figure 26. Hardware Boot Process Algorithm



Application Programming Interface

Several Application Program Interface (API) calls are available for use by an application program to permit selective erasing and programming of Flash pages. All calls are made by functions.

All of these APIs are described in detail in the following documents on the Atmel web site.

Datasheet Bootloader UART A/T89C51AC2

XROW Bytes

Table 31. XROW Mapping

Description	Default Value	Address
Copy of the Manufacturer Code	58h	30h
Copy of the Device ID#1: Family code	D7h	31h
Copy of the Device ID#2: Memories size and type	F7h O	60h
Copy of the Device ID#3: Name and Revision	FFh	61h



Hardware Security Byte WWW.100Y

Table 32. Hardware Security Byte

Table 32.	Hardware S	ecurity Byte	e ox.co				
COM	6	5	4 C	OM 3	2	1	0
X2B	BLJB	WWW	Jan.	co_{M}	LB2	LB1	LB0

Bit Number	Bit Mnemonic	Description
10071.C	X2B	X2 Bit Set this bit to start in standard mode. Clear this bit to start in X2 mode.
6 0 1	BLJB	Boot Loader JumpBit - 1: To start the user's application on next RESET (@0000h) located in FM0, - 0: To start the boot loader(@F800h) located in FM1.
5-3	M'COM.	Reserved The value read from these bits are indeterminate.
2-0	LB2:0	Lock Bits

Default value after erasing chip: FFh

1. Only the 4 MSB bits can be accessed by software.

WWW.100Y.COM.TW 2. The 4 LSB bits can only be accessed by parallel mode. WWW.100Y.COM.TW


Serial I/O Port

The A/T89C51AC2 I/O serial port is compatible with the I/O serial port in the 80C52. It provides both synchronous and asynchronous communication modes. It operates as a Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition


Figure 27. Serial I/O Port Block Diagram



Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes. To enable the framing bit error detection feature, set SMOD0 bit in PCON register.

Figure 28. Framing Error Block Diagram



When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register bit is set.

The software may examine the FE bit after each reception to check for data errors. Once set, only software or a reset clears the FE bit. Subsequently received frames with valid stop bits cannot clear the FE bit. When the FE feature is enabled, RI rises on the stop bit instead of the last data bit (See Figure 29. and Figure 30.).





Figure 29. UART Timing in Mode 1





Figure 30. UART Timing in Modes 2 and 3



Automatic Address Recognition

The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set).

Implemented in the hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address will the receiver set the RI bit in the SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices.

If necessary, you can enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

To support automatic address recognition, a device is identified by a given address and a broadcast address.

Note: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect).

Given Address

Each device has an individual address that is specified in the SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's given address. The don't-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed. To address a device by its individual address, the SADEN mask byte must be 1111 1111b.

For example:

SADDR0101 0110b <u>SADEN1111 1100b</u> Given0101 01XXb

Here is an example of how to use given addresses to address different slaves:

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b).

For slave A, bit 1 is a 0; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves A and B, but not slave C, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

```
SADDR 0101 0110b
SADEN 1111 1100b
SADDR OR SADEN1111 111Xb
```

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

Registers N.100X.COM.TW

Table 33. SCON Register

			-18 B 1				
7	6	5	4 10	3 0 1/	2	1	0
SCON (S:9 Serial Cont	8h) rol Register						

7 100 7 100	FE)M	Framing Error bit (SMOD0=1) Clear to reset the error state, not cleared by a valid stop bit. Set by hardware when an invalid stop bit is detected.					
WWW.	SM0	Serial port Mode bit 0 (SMOD0=0) Refer to SM1 for serial port mode selection.					
6	SM1	Serial port Mode bit 1 SM0 SM1 Mode Baud Rate 0 0 Shift Register F _{XTAL} /12 (or F _{XTAL} /6 in mode X2) 0 1 8-bit UART Variable 1 0 9-bit UART F _{XTAL} /64 or F _{XTAL} /32 1 1 9-bit UART Variable					
5	SM2	Serial port Mode 2 bit/Multiprocessor Communication Enable bit Clear to disable multiprocessor communication feature. Set to enable multiprocessor communication feature in mode 2 and 3.					
W 4	REN	Reception Enable bit Clear to disable serial reception. Set to enable serial reception.					
.TV3	TB8	Transmitter Bit 8/Ninth bit to transmit in modes 2 and 3 Clear to transmit a logic 0 in the 9th bit. Set to transmit a logic 1 in the 9th bit.					
2	RB8	Receiver Bit 8/Ninth bit received in modes 2 and 3 Cleared by hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is a logic 1.					
COM.TY	N TI	Transmit Interrupt flag Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the other modes.					
0 0	RI	Receive Interrupt flag Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0, see Figure 29. and Figure 30. in the other modes.					

WWW.100Y.COM.TW

WW.100Y.COM.TW

Table 34. SADEN Register

WWW.10

SADEN (SADEN Re S:B9h) dress Mask f	WW					
07.CU ⁵	1.116	5	W.140Y	CO 3 .T	2	1	0
0015	M.TY		W. ±00	COM	_	_	-

7-0 Mask Data for Slave Individual Address Reset Value = 0000 0000b Not bit addressable	Bit Number	Bit Mnemonic	Description	
	7-0	WT.W	Mask Data for Slave Individual Address	
ot bit addressable	eset Value	e = 0000 0	000b	
	ot bit addı	essable		

Table 35.	SADDR	Register					
SADDR (S: Slave Addre	A9h) ess Reg	jister					
7	6	COM 5	4	3.10	20M	1	0
	1.100	CONT.	_	MANT	OJ.CO	W	_

Bit Number	Bit Mnemonic	Description	
7-0	WW.100	Slave Individual Address	M. Too. COM.
Reset Valu	ue = 0000 0 dressable	0000b	WWW.100Y.COM.TW

Table 36. SBUF Register

Serial Data Buffer

SBUF (S:99) Serial Data B	n) Buffer						
7	6	5	OY.COM	. T. Y 3	2	1001/.CO	0
JAN - WIN	- 11/17	Miss	MY.CDE	- 1111-	AH W	TOTY.C	WIT

Bit Number	Bit Mnemonic	Description COMPANY CO
7-0		Data sent/received by Serial I/O Port
Reset Val	lue = 0000 0	0000b

WWW.100Y.COM.T

WWW.100



100Y.COM.TW

NW.100Y.CO



WWW.100Y.COM.TW Table 37. PCON Register

PCON (S:87h)

Power Control Register

FWW.100Y.COM.TW W.120Y.COM.TW MMM.100 5 6 2 0 1 POF SMOD1 GF1 GF0 PD IDL SMOD0

Bit Number	Bit Mnemonic	Description
N.107	SMOD1	Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3.
6,00	SMOD0	Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to select FE bit in SCON register.
5	OY.COM	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	POF	Power-Off Flag Clear to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be se by software.
3	GF1	General-purpose Flag Cleared by user for general-purpose usage. Set by user for general-purpose usage.
2	GF0	General-purpose Flag Cleared by user for general-purpose usage. Set by user for general-purpose usage.
1	PD	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.
TVO	IDL	Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode.

WWW.100Y.COM.TW

WWW.100Y.COM.TW

OOY.COM.TW

Timers/Counters

The A/T89C51AC2 implements two general-purpose, 16-bit Timers/Counters. Such are identified as Timer 0 and Timer 1, and can be independently configured to operate in a variety of modes as a Timer or an event Counter. When operating as a Timer, the Timer/Counter runs for a programmed length of time, then issues an interrupt request. When operating as a Counter, the Timer/Counter counts negative transitions on an external pin. After a preset number of counts, the Counter issues an interrupt request. The various operating modes of each Timer/Counter are described in the following sections.

Timer/Counter Operations

A basic operation is Timer registers THx and TLx (x = 0, 1) connected in cascade to form a 16-bit Timer. Setting the run control bit (TRx) in TCON register (see Figure 38) turns the Timer on by allowing the selected input to increment TLx. When TLx overflows it increments THx; when THx overflows it sets the Timer overflow flag (TFx) in TCON register. Setting the TRx does not clear the THx and TLx Timer registers. Timer registers can be accessed to obtain the current count or to enter preset values. They can be read at any time but TRx bit must be cleared to preset their values, otherwise the behavior of the Timer/Counter is unpredictable.

The C/Tx# control bit selects Timer operation or Counter operation by selecting the divided-down peripheral clock or external pin Tx as the source for the counted signal. TRx bit must be cleared when changing the mode of operation, otherwise the behavior of the Timer/Counter is unpredictable.

For Timer operation (C/Tx# = 0), the Timer register counts the divided-down peripheral clock. The Timer register is incremented once every peripheral cycle (6 peripheral clock periods). The Timer clock rate is $F_{PER}/6$, i.e. $F_{OSC}/12$ in standard mode or $F_{OSC}/6$ in X2 mode.

For Counter operation (C/Tx# = 1), the Timer register counts the negative transitions on the Tx external input pin. The external input is sampled every peripheral cycles. When the sample is high in one cycle and low in the next one, the Counter is incremented. Since it takes 2 cycles (12 peripheral clock periods) to recognize a negative transition, the maximum count rate is $F_{PER}/12$, i.e. $F_{OSC}/24$ in standard mode or $F_{OSC}/12$ in X2 mode. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full peripheral cycle.

Timer 0

Timer 0 functions as either a Timer or event Counter in four modes of operation. Figure 31 to Figure 34 show the logical configuration of each mode.

Timer 0 is controlled by the four lower bits of TMOD register (see Figure 39) and bits 0, 1, 4 and 5 of TCON register (see Figure 38). TMOD register selects the method of Timer gating (GATE0), Timer or Counter operation (T/C0#) and mode of operation (M10 and M00). TCON register provides Timer 0 control functions: overflow flag (TF0), run control bit (TR0), interrupt flag (IE0) and interrupt type control bit (IT0).

For normal Timer operation (GATE0 = 0), setting TR0 allows TL0 to be incremented by the selected input. Setting GATE0 and TR0 allows external pin INT0# to control Timer operation.

Timer 0 overflow (count rolls over from all 1s to all 0s) sets TF0 flag generating an interrupt request.

It is important to stop Timer/Counter before changing mode.






Mode 0 (13-bit Timer)

Mode 0 configures Timer 0 as an 13-bit Timer which is set up as an 8-bit Timer (TH0 register) with a modulo 32 prescaler implemented with the lower five bits of TL0 register (see Figure 31). The upper three bits of TL0 register are indeterminate and should be ignored. Prescaler overflow increments TH0 register.


Figure 31. Timer/Counter x (x = 0 or 1) in Mode 0



Mode 1 (16-bit Timer)

Mode 1 configures Timer 0 as a 16-bit Timer with TH0 and TL0 registers connected in cascade (see Figure 32). The selected input increments TL0 register.

Figure 32. Timer/Counter x (x = 0 or 1) in Mode 1 See the "Clock" section



WWW.100Y.COM.

Mode 2 (8-bit Timer with Auto-Reload)

Mode 2 configures Timer 0 as an 8-bit Timer (TL0 register) that automatically reloads from TH0 register (see Figure 33). TL0 overflow sets TF0 flag in TCON register and reloads TL0 with the contents of TH0, which is preset by software. When the interrupt request is serviced, hardware clears TF0. The reload leaves TH0 unchanged. The next reload value may be changed at any time by writing it to TH0 register.


Figure 33. Timer/Counter x (x = 0 or 1) in Mode 2 See the "Clock" section

Timer x CLOCK TLx Interrupt (8 bits) Request TCON reg Tx 🔵 C/Tx# TMOD reg INTx# THx **GATEX** (8 bits) TRx TMOD reg TCON reg

Mode 3 (Two 8-bit Timers)

Mode 3 configures Timer 0 such that registers TL0 and TH0 operate as separate 8-bit Timers (see Figure 34). This mode is provided for applications requiring an additional 8-bit Timer or Counter. TL0 uses the Timer 0 control bits C/T0# and GATE0 in TMOD register, and TR0 and TF0 in TCON register in the normal manner. TH0 is locked into a Timer function (counting F_{PER} /6) and takes over use of the Timer 1 interrupt (TF1) and run control (TR1) bits. Thus, operation of Timer 1 is restricted when Timer 0 is in mode 3.

Figure 34. Timer/Counter 0 in Mode 3: Two 8-bit Counters







Timer 1

Timer 1 is identical to Timer 0 excepted for Mode 3 which is a hold-count mode. The following comments help to understand the differences:

- Timer 1 functions as either a Timer or event Counter in three modes of operation. Figure 31 to Figure 33 show the logical configuration for modes 0, 1, and 2. Timer 1's mode 3 is a hold-count mode.
- Timer 1 is controlled by the four high-order bits of TMOD register (see Figure 39) and bits 2, 3, 6 and 7 of TCON register (see Figure 38). TMOD register selects the method of Timer gating (GATE1), Timer or Counter operation (C/T1#) and mode of operation (M11 and M01). TCON register provides Timer 1 control functions: overflow flag (TF1), run control bit (TR1), interrupt flag (IE1) and interrupt type control bit (IT1).
- Timer 1 can serve as the Baud Rate Generator for the Serial Port. Mode 2 is best suited for this purpose.
- For normal Timer operation (GATE1 = 0), setting TR1 allows TL1 to be incremented by the selected input. Setting GATE1 and TR1 allows external pin INT1# to control Timer operation.
- Timer 1 overflow (count rolls over from all 1s to all 0s) sets the TF1 flag generating an interrupt request.
- When Timer 0 is in mode 3, it uses Timer 1's overflow flag (TF1) and run control bit (TR1). For this situation, use Timer 1 only for applications that do not require an interrupt (such as a Baud Rate Generator for the Serial Port) and switch Timer 1 in and out of mode 3 to turn it off and on.
- It is important to stop Timer/Counter before changing mode.

Mode 0 (13-bit Timer)

勝 特 力 材 料 886-3-5753170

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Mode 0 configures Timer 1 as a 13-bit Timer, which is set up as an 8-bit Timer (TH1 register) with a modulo-32 prescaler implemented with the lower 5 bits of the TL1 register (see Figure 31). The upper 3 bits of TL1 register are ignored. Prescaler overflow increments TH1 register.

Mode 1 (16-bit Timer)

Mode 1 configures Timer 1 as a 16-bit Timer with TH1 and TL1 registers connected in cascade (see Figure 32). The selected input increments TL1 register.

Mode 2 (8-bit Timer with Auto-Reload)

Mode 2 configures Timer 1 as an 8-bit Timer (TL1 register) with automatic reload from TH1 register on overflow (see Figure 33). TL1 overflow sets TF1 flag in TCON register and reloads TL1 with the contents of TH1, which is preset by software. The reload leaves TH1 unchanged.

Mode 3 (Halt)

Placing Timer 1 in mode 3 causes it to halt and hold its count. This can be used to halt Timer 1 when TR1 run control bit is not available i.e. when Timer 0 is in mode 3.


Interrupt

Each Timer handles one interrupt source that is the timer overflow flag TF0 or TF1. This flag is set every time an overflow occurs. Flags are cleared when vectoring to the Timer interrupt routine. Interrupts are enabled by setting ETx bit in IEN0 register. This assumes interrupts are globally enabled by setting EA bit in IEN0 register.

A/T89C51AC2

Figure 35. Timer Interrupt System

WWW.100Y.COM:





WWW.100

OY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM



Registers

Table 38. TCON Register

Timer/Counter Control Register TCON (S:88h)

7.01	6	5	1.14	3	2	1	
TF1	TR1	TF0	TR0	JE1	IT1	IE0	Ī

Bit Number	Bit Mnemonic	Description
W.100Y.C	COTF1	Timer 1 Overflow Flag Cleared by hardware when processor vectors to interrupt routine. Set by hardware on Timer/Counter overflow, when Timer 1 register overflows
WW.100	TR1	Timer 1 Run Control Bit Clear to turn off Timer/Counter 1. Set to turn on Timer/Counter 1.
11/5	TF0	Timer 0 Overflow Flag Cleared by hardware when processor vectors to interrupt routine. Set by hardware on Timer/Counter overflow, when Timer 0 register overflows
4	TR0	Timer 0 Run Control Bit Clear to turn off Timer/Counter 0. Set to turn on Timer/Counter 0.
3	IE1)0Y	Interrupt 1 Edge Flag Cleared by hardware when interrupt is processed if edge-triggered (see IT1). Set by hardware when external interrupt is detected on INT1# pin.
2	IT1 .10	Interrupt 1 Type Control Bit Clear to select low level active (level triggered) for external interrupt 1 (INT1# Set to select falling edge active (edge triggered) for external interrupt 1.
N TW 1	IEO	Interrupt 0 Edge Flag Cleared by hardware when interrupt is processed if edge-triggered (see IT0). Set by hardware when external interrupt is detected on INT0# pin.
0	IT0	Interrupt 0 Type Control Bit Clear to select low level active (level triggered) for external interrupt 0 (INT0# Set to select falling edge active (edge triggered) for external interrupt 0.

W.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736

Http://www. 100y. com. tw

WWW.100Y.COM.T

Table 39. TMOD Register
TMOD (S:80h)

TMOD (S:8 Timer/Cou	nter Mode (Control Re	gister				
OY.COM	1.776	5	W.140Y.	CO 3 TV	2	1	(
GATE1	C/T1#	M11	M01	GATE0	C/T0#	M10	М

Bit Number	Bit Mnemonic	Description
M.100X	GATE1	Timer 1 Gating Control Bit Clear to enable Timer 1 whenever TR1 bit is set. Set to enable Timer 1 only while INT1# pin is high and TR1 bit is set.
6	C/T1#	Timer 1 Counter/Timer Select Bit Clear for Timer operation: Timer 1 counts the divided-down system clock. Set for Counter operation: Timer 1 counts negative transitions on external pin
5	M11	Timer 1 Mode Select Bits
4	M01	M11 M01 Operating mode O
3	GATE0	Timer 0 Gating Control Bit Clear to enable Timer 0 whenever TR0 bit is set. Set to enable Timer/Counter 0 only while INT0# pin is high and TR0 bit is set.
2	C/T0#	Timer 0 Counter/Timer Select Bit Clear for Timer operation: Timer 0 counts the divided-down system clock. Set for Counter operation: Timer 0 counts negative transitions on external pin
N 1	M10	Timer 0 Mode Select Bit M10 M00 Operating mode 0 Mode 0: 8-bit Timer/Counter (TH0) with 5-bit prescaler (TL0). 0 1 Mode 1: 16-bit Timer/Counter.
0	M00	1 0 Mode 2: 8-bit auto-reload Timer/Counter (TL0) ⁽²⁾ 1 1 Mode 3: TL0 is an 8-bit Timer/Counter TH0 is an 8-bit Timer using Timer 1's TR0 and TF0 bits.

2. Reloaded from TH0 at overflow. WWW.100Y.COM.TW

WWW.100Y.COM Reset Value = 0000 0000b WWW.100Y.COM.TW WWW.100Y.COM.T

WWW.100



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

100Y.COM.TW



-1100 X	TH0 (S:8Ch	1)	ter					
W. 100	Timer 0 Hig	h Byte Re	gister					
	7 OM	. 6	5	W.140X	3.	2	1	0
111	00 X = 01	1.17	_///	+00	TIVE	_	_	_

Bit Number	Bit Mnemonic	Description
7:0	OM.TV	High Byte of Timer 0.
7:0	COM.TV	High Byte of Timer 0.
	ue = 0000 0	000h

Table 41. TL0 Register

TL0 (S:8Ah Timer 0 Lo	n) w Byte Reg	ister					
7/1/	6.CO	5	4	3	V.C2	TTW1	0
WWW	· To TY.C	OM.	- 1	MM.	ON.CO	WILL	_

	Bit	Bit	POMITY	WALN'TOOK COW'IM
	Number	Mnemonic	Description	WWW.conv.com
	7:0	MM.Too	Low Byte of Timer 0.	
I	Reset Valu	ue = 0000 C	0000b	M.M. COM. TOW
		M.10	10 M. I.	
V.	Table 42.	TH1 Regis	ter	
Ľ	√ TH1 (S·8Γ)h)		

Table 42. TH1 Register

Table 42.	ΓH1 Regi	ster					
TH1 (S:8Dh Timer 1 Hig	n) jh Byte R	egister					
7	6	5	CO.4.T	3	2	OOY.COM	0
$V:L_{\overline{L}}$	7/11	M. 100	4 CO $_{M_{1}}$	_	WW.	Igo - CO	1.5
Bit	Bit	100	COM	-31	TIWW.	CO	M

Bit Number	Bit Mnemonic	Description	
7:0		High Byte of Timer 1.	MANN TOOL COM
Reset Valu	ne = 0000 C	000b	M. TOO Y. COM

WWW.100Y.COM.TW

100Y.COM.TW

Reset Value = 0000 0000b WWW.100Y.COM.TW WWW.100Y

> WWW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

> > Http://www. 100y. com. tw

WWW.100Y.CC WWW.100Y.COM.TW

7:0

WWW.100Y.


700 A	ΓL1 (S:8B	h) ow Byte Reg	ister					
1.100 .	7	6	5	W.1007.	OM. 1	2	1	
W. 2	101-CO	1.72		14003	CO.	_	_	,

WWW.100x

WWW.100Y.COM.T

Low Byte of Timer 1.

Reset Value = 0000 0000b



WWW.100

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM.TW



Timer 2

The A/T89C51AC2 timer 2 is compatible with timer 2 in the 80C52.

It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2 that are cascade- connected. It is controlled by T2CON register (See Table) and $\underline{\mathsf{T2MOD}}$ register (See Table 46). Timer 2 operation is similar to Timer 0 and Timer 1. $C/\overline{\mathsf{T2}}$ selects $\mathsf{F}_{\mathsf{T2}\;\mathsf{clock}}/\mathsf{6}$ (timer operation) or external pin T2 (counter operation) as timer clock. Setting TR2 allows TL2 to be incremented by the selected input.

Timer 2 includes the following enhancements:

- Auto-reload mode (up or down counter)
- Programmable clock-output

Auto-Reload Mode


The auto-reload mode configures timer 2 as a 16-bit timer or event counter with automatic reload. This feature is controlled by the DCEN bit in T2MOD register (See Table 46). Setting the DCEN bit enables timer 2 to count up or down as shown in Figure 36. In this mode the T2EX pin controls the counting direction.

When T2EX is high, timer 2 counts up. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.

When T2EX is low, timer 2 counts down. Timer underflow occurs when the count in the timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers. The underflow sets TF2 flag and reloads FFFFh into the timer registers.

The EXF2 bit toggles when timer 2 overflow or underflow, depending on the direction of the count. EXF2 does not generate an interrupt. This bit can be used to provide 17-bit resolution.

Figure 36. Auto-Reload Mode Up/Down Counter see section "Clock"



Programmable Clock-Output

In clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 37). The input clock increments TL2 at frequency F_{OSC}/2. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency depending on the system oscillator frequency and the value in the RCAP2H and RCAP2L registers:

$$Clock - OutFrequency = \frac{FT2clock}{4 \times (65536 - RCAP2H/RCAP2L)}$$


For a 16 MHz system clock in x1 mode, timer 2 has a programmable frequency range of 61 Hz (F_{OSC}/2¹⁶⁾ to 4 MHz (F_{OSC}/4). The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or different depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.

It is possible to use timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.

Figure 37. Clock-Out Mode





Registers

Table 44. T2CON Register
T2CON (S-Cot-) Timer 2 Control Register

WWW.100 7 6 2 1 0 EXF2 **RCLK TCLK** EXEN2 TR2 C/T2# CP/RL2#

7	TF2	Timer 2 Overflow Flag TF2 is not set if RCLK=1 or TCLK = 1. Must be cleared by software. Set by hardware on timer 2 overflow.
6	EXF2	Timer 2 External Flag Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1. Set to cause the CPU to vector to timer 2 interrupt routine when timer 2 interrupt is enabled. Must be cleared by software.
5	RCLK	Receive Clock bit Clear to use timer 1 overflow as receive clock for serial port in mode 1 or 3. Set to use timer 2 overflow as receive clock for serial port in mode 1 or 3.
4	TCLK	Transmit Clock bit Clear to use timer 1 overflow as transmit clock for serial port in mode 1 or 3. Set to use timer 2 overflow as transmit clock for serial port in mode 1 or 3.
3	EXEN2	Timer 2 External Enable bit Clear to ignore events on T2EX pin for timer 2 operation. Set to cause a capture or reload when a negative transition on T2EX pin is detected, if timer 2 is not used to clock the serial port.
2	TR2	Timer 2 Run Control bit Clear to turn off timer 2. Set to turn on timer 2.
LTY	C/T2#	Timer/Counter 2 Select bit Clear for timer operation (input from internal clock system: F _{OSC}). Set for counter operation (input from T2 input pin).
OM.TW ONO.TV COM.TY	CP/RL2#	Timer 2 Capture/Reload bit If RCLK=1 or TCLK=1, CP/RL2# is ignored and timer is forced to auto-reload on timer 2 overflow. Clear to auto-reload on timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions on T2EX pin if EXEN2=1.

WW.100Y.COM.TW

100Y.COM.TV

WWW.100Y.C Reset Value = 0000 0000b Bit addressable WWW.100 WWW.100Y.COM.

WWW.100Y.COM.TW 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Table 45. T2MOD Register

T2MOD (S:C9h)

Timer 2 Mode Control Register

OY.CON	6	5	W.140X	3	2	1	0
001:	W.T.J.	-//	W.100	COM	-	T2OE	DCEN

Bit Number	Bit Mnemonic	Description
N.107	CON.TY	Reserved The value read from this bit is indeterminate. Do not set this bit
6	COM	Reserved The value read from this bit is indeterminate. Do not set this bit
5	OX.COM	Reserved The value read from this bit is indeterminate. Do not set this bit
4	100X-CO	Reserved The value read from this bit is indeterminate. Do not set this bit
3	1.100X.C	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	W.160Y.	Reserved The value read from this bit is indeterminate. Do not set this bit.
1	T2OE	Timer 2 Output Enable bit Clear to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output.
0	DCEN	Down Counter Enable bit Clear to disable timer 2 as up/down counter. Set to enable timer 2 as up/down counter.

Table 46. The TH2 (S:CDh) Timer 2 High	W						
CONT.TW	6	5, 100	4 OM	3	2	WW.100Y	COOLTY
· · · · · · · · · · · · · · · · · · ·	-	WY- 10	04:	1.1.11	- 44	JW-100	COM

N. W. COL
771.100

Reset Value = 0000 0000b Not bit addressable WWW.100Y.CO



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

VW.100Y.COM



Table 47. TL2 Register

WWW.100

Timer 2 Low Byte Register

TL2 (S:CCh							
Timer 2 Lov	v Byte Reg	gister					
7 OM	6	5	1401	3	2	1	0
001.	V.I.M.	-//	*UN.100	COMI	-	-	-

Bit Number	Bit Mnemonic	Description
7-0	-OM.TV	Low Byte of Timer 2.
	ue = 0000 0 dressable	0000b

Table 48. RCAP2H Register

RCAP2H (S:CBh)

Timer 2 Reload/Capture High Byte Register

7 6	5	4	3	2	TV1	0
	COMP	-	M-W-T	CON	W	-

Bit Number	Bit Mnemonic	Description
7-0	W.100	High Byte of Timer 2 Reload/Capture.
Reset Valu Not bit add	ue = 0000 0 dressable	0000b COM TWO WAYN AMY COM TWO

Table 49. RCAP2L Register

RCAP2L (S:0 Timer 2 Reloa		Low By	Byte Register				
7	6	5	Y.COM	TW 3	2	1001 .CO	0.11
-CIV	- WW	Miss	V.Con	TW-	14	-100X.C	- TY

Bit Number	Bit Mnemonic	Description	WWW.1007.COM.1
7-0		Low Byte of Timer 2 Reload/Capture.	MMM. 100X.COM
	ue = 0000 0 dressable	0000b	

WWW.100Y.COM.TW

100Y.COM.TV

Reset Value = 0000 0000b Not bit addressable

WWW.1007 WWW.100Y.COM.

WWW.100Y.COM.TW

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Watchdog Timer


A/T89C51AC2 contains a powerful programmable hardware Watchdog Timer (WDT) that automatically resets the chip if it software fails to reset the WDT before the selected time interval has elapsed. It permits large Time-Out ranking from 16ms to 2s @Fosc = 12MHz in X1 mode.

This WDT consists of a 14-bit counter plus a 7-bit programmable counter, a Watchdog Timer reset register (WDTRST) and a Watchdog Timer programming (WDTPRG) register. When exiting reset, the WDT is -by default- disable.

To enable the WDT, the user has to write the sequence 1EH and E1H into WDTRST register no instruction in between. When the Watchdog Timer is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is $96xT_{OSC}$, where T_{OSC} =1/ F_{OSC} . To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset

Note: When the Watchdog is enable it is impossible to change its period.

Figure 38. Watchdog Timer





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Watchdog Programming

The three lower bits (S0, S1, S2) located into WDTPRG register permit to program the WDT duration.

Table 50. Machine Cycle Count

S2	S1 V	S0	Machine Cycle Count
0.1.0	TW 0	0 100	2 ¹⁴ - 1
100 OCO	0 VII	WW 1 100	2 ¹⁵ - 1
0.00	MIN	0	2 ¹⁶ - 1
0 Y.C	TITI	1	2 ¹⁷ - 1
10Y.C	0	0	2 ¹⁸ - 1
100Y.	0	1	2 ¹⁹ - 1
1,005	COMITY	0	2 ²⁰ - 1
NN 1 100	Y.CO.	1	2 ²¹ - 1

To compute WD Time-Out, the following formula is applied:

$$FTime - Out = \frac{F_{wd}}{12 \times ((2^{14} \times 2^{Svalue}) - 1)}$$

Svalue represents the decimal value of (S2 S1 S0)

The following table outlines the time-out value for $Fosc_{XTAL} = 12$ MHz in X1 mode

Table 51. Time-Out Computation

0	0	0	16.38 ms	12.28 ms	9.82 ms
0	0	W.101	32.77 ms	24.57 ms	19.66 ms
0	1	0	65.54 ms	49.14 ms	39.32 ms
0	1	W 1.00	131.07 ms	98.28 ms	78.64 ms
ON1.TY	0	0.10	262.14 ms	196.56 ms	157.28 ms
COMLIT	0	11.1	524.29 ms	393.12 ms	314.56 ms
COM	1	0	1.05 s	786.24 ms	629.12 ms
OM	1	1	2.10 s	1.57 s	1.25 s

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Watchdog Timer During Power-down Mode and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are 2 methods of exiting Power-down mode: by a hardware reset or via a level activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, the Watchdog is disabled. Exiting Power-down with an interrupt is significantly different. The interrupt shall be held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down.

To ensure that the WDT does not overflow within a few states of exiting powerdown, it is best to reset the WDT just before entering powerdown.

In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting A/T89C51AC2 while in Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter Idle mode.

3

2

S2

1

S1

0

S0

4

Register COM

Table 52. WDTPRG Register

WDTPRG (S:A7h)

Watchdog Timer Duration Programming Register

5

Bit Number	Bit Mnemonic	Description
7	NNNN	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	MAM	Reserved The value read from this bit is indeterminate. Do not set this bit.
11/5	WWY	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	- M.	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	- 17	Reserved The value read from this bit is indeterminate. Do not set this bit.
	S2	Watchdog Timer Duration selection bit 2 Work in conjunction with bit 1 and bit 0.

Watchdog Timer Duration selection bit 1

Work in conjunction with bit 2 and bit 0.

Watchdog Timer Duration selection bit 0

Work in conjunction with bit 1 and bit 2.

Reset Value = XXXX X000b

1

0

S1

S₀





Table 53. WDTRST Register

WDTRST (S:A6h Write only) Watchdog Timer Enable Register

7 6	5	1.14	CO 3	2	1	0
1001-CONTIA	_///	UW. 100 1	COMI	<u> </u>	-	-

NWW.1	007.5	WII	-W. 101	COMI	_	_	_
MMM	Bit Number	Bit Mnemonic	Description	TOOA'COM	TW		
MMA	707	TOMITY	Watchdog Control Valu	ie 1007.	WT.W		

Reset Value = 1111 1111b

The WDRST register is used to reset/enable the WDT by writing 1EH then E1H in Note: sequence without instruction between these two sequences. WWW.100Y.COM

WWW.100Y.COM.TW 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

WW.100Y.COM.TW

WWW.

Http://www. 100y. com. tw

74

WWW.100Y.COM.TW

.com.TW

Programmable Counter Array (PCA)

The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy. The PCA consists of a dedicated timer/counter which serves as the time base for an array of five compare/capture modules. Its clock input can be programmed to count any of the following signals:

- PCA clock frequency/6 (see "clock" section)
- PCA clock frequency/2
- Timer 0 overflow
- External input on ECI (P1.2)

Each compare/capture modules can be programmed in any one of the following modes:

- rising and/or falling edge capture,
- software timer,
- high-speed output,
- pulse width modulator.

Module 4 can also be programmed as a Watchdog timer. see the "PCA Watchdog Timer" section.

When the compare/capture modules are programmed in capture mode, software timer, or high speed output mode, an interrupt can be generated when the module executes its function. All five modules plus the PCA timer overflow share one interrupt vector.

The PCA timer/counter and compare/capture modules share Port 1 for external I/Os. These pins are listed below. If the port is not used for the PCA, it can still be used for standard I/O.

PCA Component	External I/O Pin
16-bit Counter	P1.2/ECI
16-bit Module 0	P1.3/CEX0
16-bit Module 1	P1.4/CEX1
16-bit Module 2	P1.5/CEX2
16-bit Module 3	P1.6/CEX3
16-bit Module 4	P1.7/CEX4

PCA Timer


The PCA timer is a common time base for all five modules (see Figure 39). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR (see Table 8) and can be programmed to run at:

- 1/6 the PCA clock frequency.
- 1/2 the PCA clock frequency.
- the Timer 0 overflow.
- the input on the ECI pin (P1.2).





Figure 39. PCA Timer/Counter



The CMOD register includes three additional bits associated with the PCA.

- The CIDL bit which allows the PCA to stop during idle mode.
- The WDTE bit which enables or disables the Watchdog function on module 4.
- The ECF bit which when set causes an interrupt and the PCA overflow flag CF in CCON register to be set when the PCA timer overflows.

The CCON register contains the run control bit for the PCA and the flags for the PCA timer and each module.

- The CR bit must be set to run the PCA. The PCA is shut off by clearing this bit.
- The CF bit is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in CMOD register is set. The CF bit can only be cleared by software.
- The CCF0:4 bits are the flags for the modules (CCF0 for module0...) and are set by hardware when either a match or a capture occurs. These flags also can be cleared by software.

PCA Modules

Each one of the five compare/capture modules has six possible functions. It can perform:

- 16-bit Capture, positive-edge triggered
- 16-bit Capture, negative-edge triggered
- 16-bit Capture, both positive and negative-edge triggered
- 16-bit Software Timer
- 16-bit High Speed Output
- 8-bit Pulse Width Modulator.


In addition module 4 can be used as a Watchdog Timer.

Each module in the PCA has a special function register associated with it (CCAPM0 for module 0...). The CCAPM0:4 registers contain the bits that control the mode that each module will operate in.

- The ECCF bit enables the CCF flag in the CCON register to generate an interrupt when a match or compare occurs in the associated module.
- The PWM bit enables the pulse width modulation mode.
- The TOG bit when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register.
- The match bit MAT when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.
- The two bits CAPN and CAPP in CCAPMn register determine the edge that a
 capture input will be active on. The CAPN bit enables the negative edge, and the
 CAPP bit enables the positive edge. If both bits are set both edges will be enabled.
- The bit ECOM in CCAPM register when set enables the comparator function.

PCA Interrupt

Figure 40. PCA Interrupt System




PCA Capture Mode

To use one of the PCA modules in capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated.






Figure 41. PCA Capture Mode



16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set.

Figure 42. PCA 16-bit Software Timer and High Speed Output Mode




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

78

High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set.

Figure 43. PCA High Speed Output Mode



Pulse Width Modulator Mode


All the PCA modules can be used as PWM outputs. The output frequency depends on the source for the PCA timer. All the modules will have the same output frequency because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than it, the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows the PWM to be updated without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

WWW.100Y.C





Figure 44. PCA PWM Mode



PCA Watchdog Timer

An on-board Watchdog timer is available with the PCA to improve system reliability without increasing chip count. Watchdog timers are useful for systems that are sensitive to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a Watchdog. However, this module can still be used for other modes if the Watchdog is not needed. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

To hold off the reset, the user has three options:

- periodically change the compare value so it will never match the PCA timer,
- periodically change the PCA timer value so it will never match the compare values, or
- disable the Watchdog by clearing the WDTE bit before a match occurs and then reenable it.

The first two options are more reliable because the Watchdog timer is never disabled as in the third option. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. If other PCA modules are being used the second option not recommended either. Remember, the PCA timer is the time base for all modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

PCA Registers

Table 54. CMOD Register
CMOD (S:DOL) PCA Counter Mode Register

W.100Y.COM.TW 120Y.COM.TW 3 TV MMM.100, 6 5 0 CIDL WDTE CPS0 CPS1 **ECF**

Number	Mnemonic	Description
N.100Y.C	CIDL	PCA Counter Idle Control bit Clear to let the PCA run during Idle mode. Set to stop the PCA when Idle mode is invoked.
MA 100	WDTE	Watchdog Timer Enable Clear to disable Watchdog Timer function on PCA Module 4, Set to enable it.
5	00X.CO3	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	.1007.Cc	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	N.100X;	Reserved The value read from this bit is indeterminate. Do not set this bit.
2-1	CPS1:0	EWC Count Pulse Select bits CPS1 CPS0 Clock source 0 0 Internal Clock, FPca/6 0 1 Internal Clock, FPca/2 1 0 Timer 0 overflow 1 1 External clock at ECI/P1.2 pin (Max. Rate = FPca/4)
0	ECF	Enable PCA Counter Overflow Interrupt bit Clear to disable CF bit in CCON register to generate an interrupt. Set to enable CF bit in CCON register to generate an interrupt.

WWW.100Y.COM.TW WWW.100Y.COM.TW



MMM.Tor

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM.TW

WW.100Y.COM



Table 55. CCON Register

CCON (S:D8h) PCA Counter Control Register

140Y.COM.TW 3 TV WWW.100Y 7 5 6 2 0 1 CCF4 CCF3 CCF₂ CCF1 CCF0 CF CR

Number	Mnemonic	Description
VV.100X.	CF CF	PCA Timer/Counter Overflow flag Set by hardware when the PCA Timer/Counter rolls over. This generates a PCA interrupt request if the ECF bit in CMOD register is set. Must be cleared by software.
6 10	CR	PCA Timer/Counter Run Control bit Clear to turn the PCA Timer/Counter off. Set to turn the PCA Timer/Counter on.
5	100X-CO	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	CCF4	PCA Module 4 Compare/Capture flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 4 bit in CCAPM 4 register is set. Must be cleared by software.
3	CCF3	PCA Module 3 Compare/Capture flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 3 bit in CCAPM 3 register is set. Must be cleared by software.
2	CCF2	PCA Module 2 Compare/Capture flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 2 bit in CCAPM 2 register is set. Must be cleared by software.
V.TW ₁	CCF1	PCA Module 1 Compare/Capture flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 1 bit in CCAPM 1 register is set. Must be cleared by software.
OW OW	CCF0	PCA Module 0 Compare/Capture flag Set by hardware when a match or capture occurs. This generates a PCA interrupt request if the ECCF 0 bit in CCAPM 0 register is set. Must be cleared by software.

Reset Value = 00X0 0000b WWW.100Y.COM.TW WWW.100Y.CO

WWW.100Y.COM.TW

oy.COM.TW

Λ

0

Table 56. CCAPnH Registers WWW.100Y.COM.TW WWW.100Y.COM.TW

CCAP0H (S:FAh)

CCAP1H (S:FBh)

CCAP2H (S:FCh)

CCAP3H (S:FDh)

CCAP4H (S:FEh)

PCA High Byte Compare/Capture Module n Register (n=0..4)

- 100 J.	- 1 1	•	10		_	•	•
CCAPnH 7	CCAPnH 6	CCAPnH 5	CCAPnH 4	CCAPnH 3	CCAPnH 2	CCAPnH 1	CCAPnH 0

Bit Number	Bit Mnemonic	Description COM-
7:0	CCAPnH 7:0	High byte of EWC-PCA comparison or capture values
eset Valu	ue = 0000 0	0000b
able 57.	CCAPnL R	registers

Table 57. CCAPnL Registers

6

CCAPOL (S:EAh)

CCAP1L (S:EBh)

CCAP2L (S:ECh)

CCAP3L (S:EDh)

CCAP4L (S:EEh)

7

PCA Low Byte Compare/Capture Module n Register (n=0..4)

5

CCAPnL 7 CCAPnL 4 CCAPnL 3 CCAPnL 2 CCAPnL 6 CCAPnL 5 CCAPnL 1 CCAPnL 0

3

Bit Number	Bit Mnemonic	Description	WWW.100Y.COM.TW
7:0	CCAPnL 7:0	Low byte of EWC-PCA comparison	or capture values
Reset Valu	ue = 0000 0	0000b	WWW.100Y.COM.TV

Reset Value = 0000 0000b WWW.100Y.COM.TW



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

2

NW.100Y.COM



Table 58. CCAPMn Registers
CCAPMn (S.D.A.) WWW.100Y.COM.TW WWW.100Y.COM.TW

CCAPM1 (S:DBh)

CCAPM2 (S:DCh)

CCAPM3 (S:DDh)

CCAPM4 (S:DEh)

PCA Compare/Capture Module n Mode registers (n=0..4)

1007.0	6	5	4	3	7112	1	U
- 100 Y.C	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn

7 100	$X.C_{OM}$	Reserved The Value read from this bit is indeterminate. Do not set this bit.
6	ECOMn	Enable Compare Mode Module x bit Clear to disable the Compare function. Set to enable the Compare function. The Compare function is used to implement the software Timer, the high-speed output, the Pulse Width Modulator (PWM) and the Watchdog Timer (WDT).
5	CAPPn	Capture Mode (Positive) Module x bit Clear to disable the Capture function triggered by a positive edge on CEXx pin. Set to enable the Capture function triggered by a positive edge on CEXx pin
4	CAPNn	Capture Mode (Negative) Module x bit Clear to disable the Capture function triggered by a negative edge on CEXx pin Set to enable the Capture function triggered by a negative edge on CEXx pin.
3	MATn	Match Module x bit Set when a match of the PCA Counter with the Compare/Capture register sets CCFx bit in CCON register, flagging an interrupt.
TV 2	TOGn	Toggle Module x bit The toggle mode is configured by setting ECOMx, MATx and TOGx bits. Set when a match of the PCA Counter with the Compare/Capture register toggles the CEXx pin.
M.TW	PWMn	Pulse Width Modulation Module x Mode bit Set to configure the module x as an 8-bit Pulse Width Modulator with output waveform on CEXx pin.
010.TV	ECCFn	Enable CCFx Interrupt bit Clear to disable CCFx bit in CCON register to generate an interrupt request. Set to enable CCFx bit in CCON register to generate an interrupt request.

Http://www. 100y. com. tw

WWW.100Y.CC WWW.100Y.COM.TW Table 59. CH Register

W.100Y.COM.TW PCA Counter Register High Value

PCA Cour	/	r High Value	100Y.C				
100X.CO	1.176	5	N.140Y.	3.1	2	1	0
CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH 0
Bit Number	Bit Mnemonic	Description	NW.100	OY.COM.	TW		
7:0	CH 7:0	High byte of T	imer/Counte	rOY.CO	VII		

WWW.100X.


WWW.100Y.COM.T

Reset Value = 0000 00000b

Table 60. CL Register

7 6 5 4 3 2 1	CL (S:E9h) PCA count) er Register	Low Value	WW				
	7/1/	6 CO	5	4	W 3	Y.C2	TW 1	0
CL7 CL6 CL5 CL4 CL3 CL2 CL1 C	CL 7	CL 6	CL 5	CL 4	CL 3	CL 2	CL 1	CL 0

Bit Number	Bit Mnemonic	Description
7:0	CL0 7:0	Low byte of Timer/Counter
Reset Valu	ie = 0000 0	00000b WWW.COMW



WWW.100

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.COM



Analog-to-Digital Converter (ADC)

This section describes the on-chip 10 bit analog-to-digital converter of the A/T89C51AC2. Eight ADC channels are available for sampling of the external sources AN0 to AN7. An analog multiplexer allows the single ADC converter to select one from the 8 ADC channels as ADC input voltage (ADCIN). ADCIN is converted by the 10-bit cascaded potentiometric ADC.

Two modes of conversion are available:

- Standard conversion (8 bits).
- Precision conversion (10 bits).

For the precision conversion, set bit PSIDLE in ADCON register and start conversion. The device is in a pseudo-idle mode, the CPU does not run but the peripherals are always running. This mode allows digital noise to be as low as possible, to ensure high precision conversion.

For this mode it is necessary to work with end of conversion interrupt, which is the only way to wake the device up.

If another interrupt occurs during the precision conversion, it will be served only after this conversion is completed.

Features

- 8 channels with multiplexed inputs
- 10-bit cascaded potentiometric ADC
- Conversion time 16 micro-seconds (typ.)
- Zero Error (offset) ± 2 LSB max
- Positive External Reference Voltage Range (VAREF) 2.4 to 3.0 Volt (typ.)
- ADCIN Range 0 to 3Volt
- Integral non-linearity typical 1 LSB, max. 2 LSB
- Differential non-linearity typical 0.5 LSB, max. 1 LSB
- Conversion Complete Flag or Conversion Complete Interrupt
- Selectable ADC Clock

ADC Port 1 I/O Functions

Port 1 pins are general I/O that are shared with the ADC channels. The channel select bit in ADCF register define which ADC channel/port1 pin will be used as ADCIN. The remaining ADC channels/port1 pins can be used as general-purpose I/O or as the alternate function that is available.

A conversion launched on a channel which are not selected on ADCF register will not have any effect.

VAREF

VAREF should be connected to a low impedance point and must remain in the range specified in Table 76. If the ADC is not used, it is recommended to connect VAREF to VAGND.

Figure 45. ADC Description





Figure 46 shows the timing diagram of a complete conversion. For simplicity, the figure depicts the waveforms in idealized form and do not provide precise timing information. For ADC characteristics and timing parameters refer to the Section "AC Characteristics" of the A/T89C51AC2 datasheet.

Figure 46. Timing Diagram



Notes: 1. Tsetup min, see the AC Parameter for A/D conversion.

2. Tconv = 11 clock ADC = 1sample and hold + 10 bit conversion

The user must ensure that Tsetup time between setting ADEN and the start of the first conversion.





ADC Converter Operation

A start of single A/D conversion is triggered by setting bit ADSST (ADCON.3).

After completion of the A/D conversion, the ADSST bit is cleared by hardware.

The end-of-conversion flag ADEOC (ADCON.4) is set when the value of conversion is available in ADDH and ADDL, it must be cleared by software. If the bit EADC (IEN1.1) is set, an interrupt occur when flag ADEOC is set (see Figure 48). Clear this flag for rearming the interrupt.

The bits SCH0 to SCH2 in ADCON register are used for the analog input channel selection.(1)

Note: 1. Always leave Tsetup time before starting a conversion unless ADEN is permanently high. In this case one should wait Tsetup only before the first conversion.

Table 61. Selected Analog input

SCH2	SCH1	SCH0	Selected Analog input
W.1003	0	M.100 OCOM.	AN0
W.000	0	MAIN T COM.	AN1
01001	OM.IIII	MAN TO COM	AN2
0 100	OM. 1	WWW.147 CO	AN3
1W.1003	COMPO	MAN O CC	AN4
1 N.100	CONTO	WWW1100 C	AN5
1 1 100	CONT	0.100	AN6
1 NW.10	CONT	WW.100	AN7

Voltage Conversion

When the ADCIN is equals to VAREF the ADC converts the signal to 3FFh (full scale). If the input voltage equals VAGND, the ADC converts it to 000h. Input voltage between VAREF and VAGND are a straight-line linear conversion. All other voltages will result in 3FFh if greater than VAREF and 000h if less than VAGND.

ADCIN should not exceed VAREF absolute maximum range (see "Absolute Maximum Ratings" on page 141)

Clock Selection

The ADC clock is the same as CPU.

The maximum clock frequency is defined in the DC parmeter for A/D converter. A prescaler is featured (ADCCLK) to generate the ADC clock from the oscillator frequency.


 f_{ADC} = fcpu clock/ (4 (or 2 in X2 mode)* PRS)

if PRS > 0 then $f_{ADC} = F_{periph} / 2 \times PRS$

if PRS = 0 then $f_{ADC} = F_{periph} / 64$

WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Figure 47. A/D Converter clock




ADC Standby Mode

When the ADC is not used, it is possible to set it in standby mode by clearing bit ADEN in ADCON register. In this mode its power dissipation is reduced.

IT ADC Management

An interrupt end-of-conversion will occurs when the bit ADEOC is activated and the bit EADC is set. For re-arming the interrupt the bit ADEOC must be cleared by software.

Figure 48. ADC Interrupt Structure



Routines examples

1. Configure P1.2 and P1.3 in ADC channels

```
// configure channel P1.2 and P1.3 for ADC
ADCF = 0Ch

// Enable the ADC
ADCON = 20h
```

2. Start a standard conversion

```
// The variable "channel" contains the channel to convert
// The variable "value_converted" is an unsigned int
// Clear the field SCH[2:0]
ADCON and = F8h
// Select channel
ADCON | = channel
// Start conversion in standard mode
ADCON | = 08h
// Wait flag End of conversion
while((ADCON and 01h)! = 01h)
// Clear the End of conversion flag
ADCON and = EFh
// read the value
value_converted = (ADDH << 2)+(ADDL)</pre>
```

Start a precision conversion (need interrupt ADC)

```
// The variable "channel" contains the channel to convert
// Enable ADC
EADC = 1

勝特力材料886-3-575
```





```
// clear the field SCH[2:0]

ADCON and = F8h
 ADCON and = F8h

// Select the channel

ADCON | = channo'
                               WW.100Y.COM.TW
                                         COM.TW
             // Start conversion in precision mode

ADCON | = 48h
   ADCON | = 48h
                                   WW.100Y.COM.TW
                                NWW.100Y.C
                                 WWW.100Y.COM.TW
```

Note: to enable the ADC interrupt: WWW.100Y.COM.TW ... enat EA = 1

WWW.100X.COM

Http://www. 100y. com. tw

100Y.COM.TW

OM.TW

WWW.100Y.COM.TW

Registers

WWW.100Y.COM.TW

Table 62. ADCF Register
ADCF (S:F6h) **ADC Configuration**

Table 62.	. ADCF Reg	ister					
ADCF (S ADC Cor	:F6h) nfiguration						
7.0	M.T 6	5	W.140X.	CO31.T	2	1	0
CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH 0
1 100 Bit	Dia.		100	COM			

Bit Number	Bit Mnemonic	Description
7-0	CH 0:7	Channel Configuration Set to use P1.x as ADC input. Clear to use P1.x as standart I/O port.
eset Valu	ie = 0000 0	000ь
able 63.	ADCON R	egister

Table 63. ADCON Register

ADCON (S	S:F3h) trol Register						
7	106 Y.C	5	4	3	2	TY	0
AM	PSIDLE	ADEN	ADEOC	ADSST	SCH2	SCH1	SCH0

Bit Number	Bit Mnemonic	Description
7	MM	N.CO. TH WWW. 100X.CO. MIN
6	PSIDLE	Pseudo Idle Mode (Best Precision) Set to put in idle mode during conversion Clear to convert without idle mode.
5	ADEN	Enable/Standby Mode Set to enable ADC Clear for Standby mode (power dissipation 1 uW).
4 N	ADEOC	End Of Conversion Set by hardware when ADC result is ready to be read. This flag can generate an interrupt. Must be cleared by software.
0/3.77	ADSST	Start and Status Set to start an A/D conversion. Cleared by hardware after completion of the conversion
2-0	SCH2:0	Selection of Channel to Convert see Table 61

WWW.100Y.COM.TW

Reset Value = X000 0000b WWW.100 WWW.100Y.COM

WWW.100



WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TV

WWW.100Y.COM



Table 64. ADCLK Register
ADCLK (S·F2h) WWW.100Y.COM.TW

1007.COV.TY	-11/	PRS 4	PRS 3	PRS 2	PRS 1	PRS 0	-
7	5	1407.	3	2	1	0	
ADCLK (S:F2h) ADC Clock Prescaler							
Table 64. ADCLK Re	gister						

Bit Number	Bit Mnemonic	Description	NWW.100				
7-5	CONTIN	Reserved The value r	ead from these	bits are indet	erminate. Do	not set these	bits.
4-0	PRS4:0	Clock Pres	scaler clock/ (4 (or 2	n X2 mode)*	PRS)		

ſ	7 ADAT 9	6 ADAT 8	5 ADAT 7	4 ADAT 6	3 ADAT 5	ADAT 4	1 ADAT 3	0 ADAT 2
	ADDH (S:F ADC Data I							
		Donney						

Bit Number	Bit Mnemonic	Description	
7-0	ADAT9:2	ADC result bits 9-2	WWW.100Y.COM.TW
eset Valu	ue = 00h	John COMITA	MMM.100X.COM.TM
able 66.	ADDL Reg	ister WY.COM.TW	

Table 66. ADDL Register _ (उ.। भा кead Only) ADC Data Low Byte Register

Table 66. A	DDL Reg	ister					
ADDL (S:F4 ADC Data L							
COM 71W	6	5 100	4	1.TW3	2	W.1997.C	CONO.TV
COMIT	- 1	1110	1.	MIT	74,4	ADAT 1	ADAT 0

7-2	Reserved The value read from these bits are indeterminate. Do not set these bits
1-0 ADAT1	0 ADC result bits 1-0
1-0 ADAT1 eset Value = 00h	

WW.100Y.COM.TW

Reset Value = 00h WWW.100Y.C WWW.100Y.COM.TW

NWW.100X.COM.

A/T89C51AC2


WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Interrupt System

Introduction

The controller has a total of 8 interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timers 0, 1 and 2), a serial port interrupt, a PCA, a timer overrun interrupt and an ADC. These interrupts are shown below.

Figure 49. Interrupt Control System







Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register. This register also contains a global disable bit which must be cleared to disable all the interrupts at the same time.

Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing a bit in the Interrupt Priority registers. The Table below shows the bit values and priority levels associated with each combination.

Table 67. Priority Level Bit Values

C IPH.x	IPL.x	Interrupt Level Priority
W. TW	007.00	0 (Lowest)
W. TOOY.CO	1,007.00	TW 1
NW. 100Y. GONTALTW	0 1007.00	2
WW. TONICON TW	WW 1 100Y.C	3 (Highest)

A low-priority interrupt can be interrupted by a high priority interrupt but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of the higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence, see Table 68.

Table 68. Interrupt Priority Within level

external interrupt (INT0)	0003h	1,100
Timer 0 (TF0)	000Bh	2
external interrupt (INT1)	0013h	N 100 X 3
Timer 1 (TF1)	001Bh	100 4
PCA (CF or CCFn)	0033h	1005
UART (RI or TI)	0023h	106
Timer 2 (TF2)	002Bh	WW. 1707.
ADC (ADCI)	0043h	900

Registers

יבועט (S:A8h) Interrupt Enable Register

Table 69.	IEN0 Regis	ter					
IEN0 (S:A8 Interrupt E	8h) nable Regis	ter					
7.0N	6	5	VV.140X	CO 3	2	1	0
EA	EC	ET2	ES	ET1	EX1	ET0	EX0

Bit Number	Bit Mnemonic	Description					
W.100X.	EA	Enable All In Clear to disab Set to enable If EA=1, each clearing its int	ole all interrupts all interrupts interrupt sou	urce is individ	ually enabled	or disabled by	/ setting
6	EC CO	PCA Interrupt Enable Clear to disable the PCA interrupt. Set to enable the PCA interrupt.					
5	ET2	Timer 2 Over Clear to disab Set to enable	ole Timer 2 ov	verflow interru	upt.	TW.	
4	ES	Serial Port E Clear to disab Set to enable	le serial port		100X'CC	M.TW	
3	ET1.00	Timer 1 Over Clear to disab Set to enable	ole timer 1 ov	erflow interru	pt.	COM.TW	N
2	EX1	External Inte Clear to disab Set to enable	ole external ir	nterrupt 1.	WW.100Y	Y.COM.	TW
TW 1	ET0	Timer 0 Over Clear to disab Set to enable	ole timer 0 ov	erflow interru	pt.	00X.CON	LTW M.TW
0	EX0	External Inte Clear to disab Set to enable	ole external ir	nterrupt 0.	WWW	1.100 X.C.	OM.T

Reset Value = 0000 0000b WWW.100Y.COM.TW bit addressable WWW.100Y. WWW.100Y.COM.TW

WWW.100



WWW.100Y.COM.TW

WWW.100Y.COM



Tal	ole 70. IEN1 Regis	ster					
IEN Inte	N1 (S:E8h) errupt Enable Regi	ster					
	7	5	1401	3.1	2	1	0
	COMP.						

Bit Number	Bit Mnemonic	Descriptio	'n							
V.107 Y.C	CONTIN	Reserved The value r	read from this	bit is indeterr	ninate. Do no	ot set this bit.				
6	COM	Reserved The value r	served a value read from this bit is indeterminate. Do not set this bit.							
5 100	oy.coM	Reserved The value r	served value read from this bit is indeterminate. Do not set this bit.							
4	100X'CO	Reserved The value r	eserved he value read from this bit is indeterminate. Do not set this bit.							
3	100 X.C	Reserved The value r	read from this	bit is indeterr	ninate. Do no	ot set this bit.				
2	W.160X.	Reserved The value r	read from this	bit is indeterr	ninate. Do no	ot set this bit.				
1 W	EADC	Clear to dis	rupt Enable b sable the ADC ble the ADC in	interrupt.	M.100X.	COM.TW				
0	WWW.I	Reserved The value r	read from this	bit is indeterr	ninate. Do no	ot set this bit.				

WWW.100Y.COM.TW WWW.100Y.COM.TY WWW.100Y.COM.T Reset Value = xxxx xx00b WWW.100Y.COM.TW bit addressable

WWW.100Y.COM.TW

WWW.100Y.COM.TW

100Y.COM.TW

WWW.100Y.COM.TW

1WW.100Y.CC

	. IPL0 Regist	ter					
IPL0 (S:E Interrupt	38h) Enable Regis	ster					
00Y.CU	M.TV6	5	W.140Y.	3.1	2	1	0

Bit Number	Bit Mnemonic	Description
N.107	CONTITY	Reserved The value read from this bit is indeterminate. Do not set this bit.
6 00	PPC	PCA Interrupt Priority bit Refer to PPCH for priority level
5 10	PT2	Timer 2 Overflow Interrupt Priority bit Refer to PT2H for priority level.
4	PS	Serial Port Priority bit Refer to PSH for priority level.
3	PT1	Timer 1 Overflow Interrupt Priority bit Refer to PT1H for priority level.
2	PX1	External Interrupt 1 Priority bit Refer to PX1H for priority level.
1	РТ0	Timer 0 Overflow Interrupt Priority bit Refer to PT0H for priority level.
0	PX0	External Interrupt 0 Priority bit Refer to PX0H for priority level.

Reset Value = X000 0000b WWW.100Y.COM.TW bit addressable WWW.100Y.COM.T



WWW.100

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

WWW.100Y.COM.TW

100Y.COM.TW

.100Y.COM



Table 72. IPL1 Register

W.100Y.COM.TW IPL1 (S:F8h) Interrupt Priority Low Register 1

V.100 Y IF	PL1 (S:F							
W.100 lr	iterrupt I	Priority Low I	Register 1	N.100 X.	COM.1	2	1	0
10	0.4 :- C.C.	MITH	-111	W.100	COM	-	PADCL	-

Number	Mnemonic	Description	n		V.T.				
V.107	COM.TV	Reserved The value re	ead from this	bit is indetern	ninate. Do not se	et this bit.			
6,00	(CO_{M})	Reserved The value re	ead from this	bit is indetern	ninate. Do not s	et this bit.			
5.10	WY.COM	Reserved The value re	ead from this	bit is indetern	ninate. Do not se	et this bit.			
4	100X.CO	Reserved The value re	served e value read from this bit is indeterminate. Do not set this bit.						
3	1100 X.C	Reserved The value re	ead from this	bit is indetern	ninate. Do not se	et this bit.			
2	W.160X.	Reserved The value re	ead from this	bit is indetern	ninate. Do not se	et this bit.			
1	PADCL		upt Priority L PIH for priorit		gnificant Bit	OW.TW			
0	NWW.10	Reserved The value re	ead from this	bit is indetern	ninate. Do not se	et this bit.			
Reset Valu	ie = XXXX	XX0Xb	NI. TW	V.	WW.1007	I'COM.			

WWW.100Y.COM.TW Reset Value = XXXX XX0Xb bit addressable WWW.100Y.COM.T

> WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WW.100Y.COM.TW

COM.TW

WWW.I

100Y.COM

98

Table 73. IPH0 Register

Interrupt High Priority Register

701	6	5	140	CO3.TY	2	1	0
001	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H

Bit Number	Bit Mnemonic	Description
1.107 Y.C	CONTIN	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	PPCH	PCA Interrupt Priority Level Most Significant bit PPCH PPC Priority level 0 0 Lowest 0 1 1 0 1 Highest priority
5 11	PT2H	Timer 2 Overflow Interrupt High Priority bit PT2H PT2 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest
4	PSH	Serial Port High Priority bit PSH PS Priority Level 0 0 Lowest 0 1 1 0 1 Highest
TW 3	PT1H	Timer 1 Overflow Interrupt High Priority bit PT1H PT1 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest
M.TW M.Z.W OM.TV	PX1H	External Interrupt 1 High Priority bit PX1H PX1 Priority Level 0 0 Lowest 0 1 1 0 1 Highest
COMA COMA COMA COMA COMA COMA	РТОН	Timer 0 Overflow Interrupt High Priority bit PT0H PT0 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest
100X.CC	РХОН	External Interrupt 0 high priority bit PX0H PX0 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest

Reset Value = X000 0000b





Table 74. IPH1 Register

W.100Y.COM.TW

Table 74. IPH1 Regis	ster					
IPH1 (S:F7h) Interrupt High Priority	Register	N.100 Y.C				
100 Y. 7 M.TY6	5	WW.140Y	3	2	1	0
V.100X.COM.TY	-7/	TOW. 100	COMI	-	PADCH	-

Bit Number	Bit Mnemonic	Description	N N 10	OY.COL	I.TW	
W.17	COMITY	Reserved The value re	ead from this	bit is indetern	ninate. Do not set t	nis bit.
6	COM	Reserved The value re	ead from this	bit is indetern	ninate. Do not set t	nis bit.
5.10	WY.COM	Reserved The value re	ead from this	bit is indetern	ninate. Do not set t	nis bit.
4	100X-CO	Reserved The value re	ead from this	bit is indeterm	ninate. Do not set t	nis bit.
3	1100 X.C	Reserved The value re	ead from this	bit is indetern	ninate. Do not set t	nis bit.
2	W.160X.	Reserved The value re	ead from this	bit is indeterm	ninate. Do not set t	nis bit.
1	PADCH	PADCH PAI	upt Priority L DCL Priority le D Lowe 1 D High	evel est	gnificant bit	M.T. DM.:
0	MAM	Reserved The value re	ead from this	bit is indetern	ninate. Do not set t	nis bit.

WWW.100Y.COM.TW WWW.100Y.COM.TW

Http://www. 100y. com. tw

VW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Electrical Characteristics

Absolute Maximum Ratings*

1007.00

Ambiant Temperature Under Bias: $I = \text{industrial} \qquad -40^{\circ}\text{C to } 85^{\circ}\text{C}$ Storage Temperature $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$ Voltage on V_{CC} from V_{SS} -0.5V to + 6V Voltage on Any Pin from V_{SS} $-0.5\text{V to } V_{CC} + 0.2\text{V}$ Power Dissipation -1W

*NOTICE:

Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. The power dissipation is based on the maximum allowable die temperature and the thermal resistance of the package.

DC Parameters for Standard Voltage

 $T_A = -40^{\circ}C$ to $+85^{\circ}C$; $V_{SS} = 0V$; $V_{CC} = 3V$ to 5.5V; F = 0 to 40 MHz

Table 75. DC Parameters in Standard Voltage

Symbol	Parameter	Min	Typ ⁽⁵⁾	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5	VI -	0.2Vcc - 0.1	V	LTW
V _{IH}	Input High Voltage except XTAL1, RST	0.2 V _{CC} + 0.9	LM	V _{CC} + 0.5	V	MITW
V _{IH1}	Input High Voltage, XTAL1, RST	0.7 V _{CC}	TW	V _{CC} + 0.5	V	MI.TW
V _{OL}	Output Low Voltage, ports 1, 2, 3 and 4 ⁽⁶⁾	M.100X.CC	M.TW	0.3 0.45 1.0	V V V	$I_{OL} = 100 \ \mu A^{(4)}$ $I_{OL} = 1.6 \ mA^{(4)}$ $I_{OL} = 3.5 \ mA^{(4)}$
V _{OL1}	Output Low Voltage, port 0, ALE, PSEN (6)	MM.100X.	OM.TW	0.3 0.45 1.0	V V V	$I_{OL} = 200 \ \mu A^{(4)}$ $I_{OL} = 3.2 \ mA^{(4)}$ $I_{OL} = 7.0 \ mA^{(4)}$
V _{OH}	Output High Voltage, ports 1, 2, 3, 4 and 5	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5	I.COM.TY	M M	V V V	I _{OH} = -10 μA I _{OH} = -30 μA I _{OH} = -60 μA
V _{OH1}	Output High Voltage, port 0, ALE, PSEN	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5	TOON CON	TW T	V V V	$I_{OH} = -200 \mu A$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7.0 \text{ mA}$
R _{RST}	RST Pulldown Resistor	20	40	200	kΩ	M. Ing COM
I _{IL}	Logical 0 Input Current ports 1, 2, 3 and 4	TIM!	N.100 X C	-50	μΑ	Vin = 0.45V
I _{LI}	Input Leakage Current		W.100	±10	μΑ	0.45V < Vin < V _{CC}
I _{TL}	Logical 1 to 0 Transition Current, ports 1, 2, 3 and 4	M M	M.100X	-650	μΑ	Vin = 2.0V
C _{IO}	Capacitance of I/O Buffer	TW V	WWW.100	10	pF	Fc = 1 MHz TA = 25°C
I _{PD}	Power-down Current	T.V.	160	350	μА	$3V < V_{CC} < 5.5V^{(3)}$
I _{cc}	Power Supply Current	ICC_FLASH_WI	0.7 Freq (MHz) RITE ⁽⁷⁾ =0.4 Fre = 0.6 Freq (MHz	q (MHz) + 20 mA	TW	3V < V _{CC} < 5.5V ⁽¹⁾⁽²⁾



- Notes: 1. Operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with T_{CLCH} , $T_{CHCL} = 5$ ns (see Figure 53.), $V_{IL} = V_{SS} + 0.5V$,
 - $V_{IH} = V_{CC} 0.5V$; XTAL2 N.C.; $\overline{EA} = RST = Port \ 0 = V_{CC}$. I_{CC} would be slightly higher if a crystal oscillator used (see Figure 50.).
 - 2. Idle I_{CC} is measured with all output pins disconnected; XTAL1 driven with T_{CLCH} , $T_{CHCL} = 5$ ns, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} 0.5$ V; XTAL2 N.C; Port $0 = V_{CC}$; $\overline{EA} = RST = V_{SS}$ (see Figure 51.).
 - 3. Power-down I_{CC} is measured with all output pins disconnected; $\overline{EA} = V_{CC}$, PORT $0 = V_{CC}$; XTAL2 NC.; RST = V_{SS} (see Figure 52.). In addition, the WDT must be inactive and the POF flag must be set.
 - 4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be super-imposed on the V_{OL}s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed 0.45V with maxi V_{OL} peak 0.6V. A Schmitt Trigger use is not necessary.
 - Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature.
 - Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum IOL per port pin: 10 mA

Maximum I_{OL} per 8-bit port:

Port 0: 26 mA


Ports 1, 2 and 3: 15 mA

Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.


7. ICC_FLASH_WRITE operating current while a Flash block write is on going.

Figure 50. I_{CC} Test Condition, Active Mode




All other pins are disconnected.

Figure 51. I_{CC} Test Condition, Idle Mode




All other pins are disconnected.

Figure 52. I_{CC} Test Condition, Power-Down Mode WWW.100Y.COM.TW



WW.100Y.COM.TW All other pins are disconnected.

WWW.100Y.COM.TW WWW.100Y.COM.TW Figure 53. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes







DC Parameters for A/D Converter

Table 76. DC Parameters for AD Converter in Precision Conversion

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
AVin	Analog input voltage	Vss- 0.2	M.100X.	Vref + 0.2	V	
Rref ⁽²⁾	Resistance between Vref and Vss	12	16	24	kΩ	
Vref	Reference voltage	2.40	100	3.00	V	
Cai	Analog input Capacitance	TW Y	60	OM.T	pF	During sampling
INL	Integral non linearity	TIN	1.1.1	2	Isb	
DNL	Differential non linearity	MITW	0.5	100 1 OM	Isb	
OE	Offset error	-2	W	100 2	Isb	

Notes: 1. Typicals are based on a limited number of samples and are not guaranteed.

2. With ADC enabled.

AC Parameters

Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example: T_{AVLL} = Time for Address Valid to ALE Low.

 T_{IIPI} = Time for ALE Low to \overline{PSEN} Low.

TA = -40°C to +85°C; $V_{SS} = 0V$; $V_{CC} = 5V \pm 10\%$; F = 0 to 40 MHz.

TA = -40°C to +85°C; $V_{SS} = 0V$; $V_{CC} = 5V \pm 10\%$.

(Load Capacitance for port 0, ALE and PSEN = 60 pF; Load Capacitance for all other outputs = 60 pF.)

Table 77, Table 80 and Table 83 give the description of each AC symbols.

Table 78, Table 82 and Table 84 give for each range the AC parameter.

Table 79, Table 82 and Table 85 give the frequency derating formula of the AC parameter for each speed range description. To calculate each AC symbols: Take the x value and use this value in the formula.

Example: T_{LLIV} and 20 MHz, Standard clock.

x = 30 ns

T = 50 ns

 $T_{CCIV} = 4T - x = 170 \text{ ns}$

External Program Memory WWW.100Y Characteristics

Symbol	Parameter
COM	Oscillator clock period
T _{LHLL}	ALE pulse width
T _{AVLL}	Address Valid to ALE
T _{LLAX}	Address Hold After ALE
T _{LLIV}	ALE to Valid Instruction In
T _{LLPL}	ALE to PSEN
T _{PLPH}	PSEN Pulse Width
T _{PLIV}	PSEN to Valid Instruction In
T _{PXIX}	Input Instruction Hold After PSEN
T _{PXIZ}	Input Instruction Float After PSEN
T _{AVIV}	Address to Valid Instruction In
T _{PLAZ}	PSEN Low to Address Float

Table 78. AC Parameters for a Fix Clock (F = 40 MHz)

Symbol	Min	Max	Units
WWTN.100V.C	25	WWW.	ns
TONIN	40	WWW.100	ns
T _{AVLL}	10	WWW.IO	ns
T _{LLAX}	CO 10	WWW	ns ns
T _{LLIV}	NY.CONL.	70	Cons
T _{LLPL}	C 15	MAN	Cns
T _{PLPH}	55	WWY	Cns
T _{PLIV}	TOOX.COM.	35	ns
T _{PXIX}	0 OM	W WY	ns
T _{PXIZ}	M. Too X. COM	18	ns C
T _{AVIV}	M. Too X.CO	85	ns CO
T _{PLAZ}	MM. TOO CO	10	ns



WWW.100

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


VWW.100Y.COM



Table 79. AC Parameters for a Variable Clock

Symbol	Туре	Standard Clock	X2 Clock	X parameter	Uni
T _{LHLL}	Min	2 T - x	T - x	10	ns
T _{AVLL}	Min	T - x	0.5 T - x	15	ns
T _{LLAX}	Min	T - x	0.5 T - x	15	ns
TLLIV	Max	4 T - x	2 T - x	30	ns
T _{LLPL}	Min	T - x	0.5 T - x	10	ns
T _{PLPH}	Min	3 T - x	1.5 T - x	20	ns
T _{PLIV}	Max	3 T - x	1.5 T - x	40	ns
T _{PXIX}	Min	х	100 x	0	ns
T _{PXIZ}	Max	T - x	0.5 T - x	7	ns
T _{AVIV}	Max	5 T - x	2.5 T - x	40	ns
T _{PLAZ}	Max	х	x	10	ns

WW.100Y.COM.TW **External Program Memory Read Cycle**



WWW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

100Y.COM.TW

WWW.100Y.COM.TW

External Data Memory MMM.100 Characteristics

Table 80. Symbol Description

Symbol	Parameter
T _{RLRH}	RD Pulse Width
T _{WLWH}	WR Pulse Width
T _{RLDV}	RD to Valid Data In
T _{RHDX}	Data Hold After RD
T _{RHDZ}	Data Float After RD
T _{LLDV}	ALE to Valid Data In
T _{AVDV}	Address to Valid Data In
T _{LLWL}	ALE to WR or RD
T _{AVWL}	Address to WR or RD
T _{QVWX}	Data Valid to WR Transition
T _{QVWH}	Data set-up to WR High
T _{WHQX}	Data Hold After WR
T _{RLAZ}	RD Low to Address Float
T _{WHLH}	RD or WR High to ALE high

100Y.COM.TW

Table 81. AC Parameters for a Variable Clock (F = 40 MHz)

Symbol	C Min	Max	Units
T _{RLRH}	130	MMM	ns
T _{WLWH}	130	MMM	CO ns
T _{RLDV}	ON CONT.	100	CO ns
T _{RHDX}	COO	NAM AMA	C ns
T _{RHDZ}	Trony CONT.	30	Cns
T _{LLDV}	I. JON. COM	160	ns
T _{AVDV}	M.Inc. COM.	165	ns
T _{LLWL}	50	100	ns CO
T _{AVWL}	75 CO	TW	ns / CO
T _{QVWX}	10 CC	TV	ns V.Co
T _{QVWH}	160 C	ON	ns C
T _{WHQX}	15	CONT	ns ov.C
T _{RLAZ}	MAM	CONTO	ns ns
T _{WHLH}	10	40	ns






Table 82. AC Parameters for a Variable Clock

WW.100 Y.CC	Symbol	Туре	Standard Clock	X2 Clock	X parameter	Units
V.100Y.C	T _{RLRH}	Min	6 T - x	3 T - x	20	ns
100Y.	T _{WLWH}	Min	6 T - x	3 T - x	20	ns
1005	T _{RLDV}	Max	5 T - x	2.5 T - x	25	ns
100	T _{RHDX}	Min	x 100	x	0	ns
N 10	T _{RHDZ}	Max	2 T - x	T - x	20	ns
N ***	T _{LLDV}	Max	8 T - x	4T -x	40	ns
MAN	T _{AVDV}	Max	9 T - x	4.5 T - x	60	ns
MAG	T _{LLWL}	Min	3 T - x	1.5 T - x	25	ns
	T _{LLWL}	Max	3 T + x	1.5 T + x	25	ns
WW	T _{AVWL}	Min	4 T - x	2 T - x	25	ns
W	T _{QVWX}	Min	T - x	0.5 T - x	15	ns
1	T _{QVWH}	Min	7 T - x	3.5 T - x	25	ns
4	T _{WHQX}	Min	T - x	0.5 T - x	10	ns
	T _{RLAZ}	Max	х	x 10	0	ns
	T _{WHLH}	Min	T - x	0.5 T - x	15	ns
	T _{WHLH}	Max	T + x	0.5 T + x	15	ns


W.100Y.COM.TW

WT.MO:

External Data Memory Write Cycle



External Data Memory Read Cycle



Serial Port Timing - Shift Register Mode

Table 83. Symbol Description (F = 40 MHz)

Symbol	Parameter
T _{XLXL}	Serial port clock cycle time
T _{QVHX}	Output data set-up to clock rising edge
T _{XHQX}	Output data hold after clock rising edge
T _{XHDX}	Input data hold after clock rising edge
T _{XHDV}	Clock rising edge to input data valid



WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

NWW.100Y.COM




Table 84. AC Parameters for a Fix Clock (F = 40 MHz)

Symbol	Min CO	Max	Units
T _{XLXL}	300	M. I	ns
T _{QVHX}	200	OM.	ns
T _{XHQX}	30	OM.	ns
T _{XHDX}	0	COM	ns
T _{XHDV}	MMNTO	CO 117	ns

Table 85. AC Parameters for a Variable Clock

		. 470			
Symbol	Туре	Standard Clock	X2 Clock	X parameter for -M range	Units
T _{XLXL}	Min	12 T	6 T	OM.TW	ns
T _{QVHX}	Min	10 T - x	5 T - x	50	ns
T _{XHQX}	Min	2 T - x	T-x	20	ns
T _{XHDX}	Min	x	x 00	0.7	ns
T _{XHDV}	Max	10 T - x	5 T- x	133	ns

Shift Register Timing Waveforms




External Clock Drive Characteristics (XTAL1)


Symbol	Parameter	Min	Max	Units
T _{CLCL}	Oscillator Period	25	MAM	ns
T _{CHCX}	High Time	5	MMM	ns
T _{CLCX}	Low Time	.CO 5	MM	ns
T _{CLCH}	Rise Time	Y.COMITW	5	ns
T _{CHCL}	Fall Time	OY.COM	5	ns
T _{CHCX} /T _{CLCX}	Cyclic ratio in X2 mode	40	60	%

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

External Clock Drive Waveforms




AC Testing Input/Output Waveforms



AC inputs during testing are driven at V_{CC} - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V_{IH} min for a logic "1" and V_{II} max for a logic "0".

Float Waveforms



For timing purposes as port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \ge \pm 20$ mA.




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Clock Waveforms

Valid in normal clock mode. In X2 mode XTAL2 must be changed to XTAL2/2.



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ($T_A=25^{\circ}C$ fully loaded) \overline{RD} and \overline{WR} propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Flash/EEPROM Memory WWW.100

ov.COM.TW Table 87. Timing Symbol Definitions

Table 87. Tim	ing Symbol Definition	ons
COM	Signals	MO T. COM. I
S (Hardware condition)	PSEN#,EA	100X.COM.1
R	RST	N.100Y.COM
В	FBUSY flag	W.100Y.CON

N	Cond	itions
EN.		Low
V		Valid
X		No Longer Valid

Symbol	Parameter	Min	Тур	Max	Unit
T _{SVRL}	Input PSEN# Valid to RST Edge	50	.TW	Mux	ns
T _{RLSX}	Input PSEN# Hold after RST Edge	50	I.TW		ns
T _{BHBL}	Flash/EPROM Internal Busy (Programming) Time	100X.CC	10		ms

Figure 54. Flash Memory - ISP Waveforms





Figure 55. Flash Memory – Internal Busy Waveforms



WWW.100Y.COM.TW

Symbol	Parameter	Min	Тур	Max	Uni
SETUP	M.100 Y COM.	4	XWW.	OV.C	μs
ADC Clock Frequency	W.100 COM	1.1.	700	100	KH



WWW.100Y.COM.TW 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TWW.100Y.COM



Ordering Information

Table 90. Possible Order Entries

Part Number	Supply Voltage	Temperature Range	Max Frequency	Package	Packing
T89C51AC2-RLTIM	MMM.100X.C.	MITH	71.100 r. CC	VQFP44	Tray
T89C51AC2-SLSIM		Industrial	N 100 7.0	PLCC44	Stick
AT89C51AC2-RLTUM	3V to 5.5V ± 10%	Characterial & Connec	40 MHz	VQFP44	Tray
AT89C51AC2-SLSUM	M.M. 100X	Industrial & Green	W. 100x	PLCC44	Stick

Http://www. 100y. com. tw


WWW.100Y.COM.TW

OOY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW **Package Drawings** WWW.100Y.COM.TW


VQFP44



WWW.100Y.CO

WWW.100Y.COM.TW

A	Mi n	1M Max 1.60	Min -	Max . 063
A1	0.	64 REF	. 0	25 REF
A2	TO A NO.	64 REF		25 REF
A3	1. 35	1.45	. 053	. 057
D	11. 90	12.10	. 468	. 476
D1	9, 90	10.10	390	. 398
TE	11.90	12.10	. 468	. 476
E1	9. 90	10.10	. 390	. 398
Ohr	0.05	MM.	. 002	- W
CONF	0. 45	0. 75	. 018	. 030
е	0.8	BSC BSC	. 03	815 BSC
	0 0	BSC BSC	0.1	4 BSC



WWW.100


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

CW.100Y.COM.TW

WW.100Y.COM



PLCC44



PKG STD

WWW.100

100Y.COM.

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

WWW.100V.CO

WWW.100Y.COM.TW

WW.100Y.COM.TW

COM.TW

OM.TW

 $W^{\overline{W}}$

WWW.100Y.COM.

WWW.100Y.COM.TW

Datasheet Change Log for A/T89C51AC2

Changes from 4127D - 02/03 to 4127E - 01/05

- 1. Changed value of IPDMAX to 400, Section "Electrical Characteristics", page 101.
- 2. PCA, CPS0, register correction, Section "PCA Registers", page 81.
- 3. Cross Memory section added. Section "Operation Cross Memory Access", page 44.

Changes from 4127E - 01/05 to 4127F - 03/05

- Changed product part number from "T89C51AC2" to "A/T89C51AC2".
- 2. Added "Green" product ordering information.
- 3. Clarification to Mode Switching Waveform diagrams. See page page 16.



WW.100X.CO



Table of Contents

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

`antanta		胜特力电子(深圳) 86-755-83298787	
Contents		Http://www.100y.com.tw	
	Features	.002	1
	100X.COMITW WWW.100		
	Description		1
	Block Diagram	DOX.CO.	2
	W. TOOX.CO. T.T.W. WWW.		
	Pin Configuration	Z. COn. WAI	3
	I/O Configurations	1.10 COM., 201	6
	Port 1, Port 3 and Port 4	$\alpha_{m_{\star}}$ con .	6
	Port 0 and Port 2	21 100 J.	6
	Read-Modify-Write Instructions	V V V V V V V V V V V V V V V V V V V	7
		NN CORTAIN	
	SFR Mapping	AMM., OOK. COM. TA	10
	3FK Wapping	W 1007 M.T.N	10
	Clock	MMM. PON. COMP. TIM	14
	Description	M.M. COM.	14
		COM.	
	N DOWN TAXIN TOOM CONCIL		40
		WWW.OW.CO.	
		t Flock Corruption	
		t Flash Corruption	
		N N N N N N N N N N N N N N N N N N N	
	Registers		22
	Data Memory	J.M. M. M. 1003. 2.W.J.	23
	Internal Space	$v_{LM} = M_M = 100 p_{co}$ W.	24
		AMM AND TO THE STATE OF THE STA	
		Mr. all all M. r. all Com	
		$^{OM_{23}}$ OM OM OM	
	EEPROM Data Memory		30
		COWE IN MINOR	() /2/ 2
		07:00 100 W (100)	
		Was and Was an	
	IM. In COM.	00X5COM TW WW.100	
	Program/Code Memory	100 x 20 W 1 x 1 x 1 x 1 x 1 x 1 x 1 x 1 x 1 x 1	33
		11002. OM. Z. V. V. V. VIN. I	
	Flash Memory Architecture		35

WWW.I

i

WTG	WWW.100Y.CO. TW
Registe	rs
Operation	Cross Memory Access
Sharing In	structions
In-System	Programming (ISP)
	rogramming and Erasure
	ocess
	ion Programming Interface
	Bytes
Hardwa	re Security Byte
Serial I/O F	Port Management of the Control of th
	g Error Detection
Automa	tic Address Recognition
	ddress
	ast Address
	rs
Timers/Co	unters
- 1	ounter Operations
	MTM. COM. TO THE COM. THE
	at 100 s. and the same and the
	Maria Maria
	rs VN - and CO - TW
Timer 2	A MILL OWITH A WAYTON OWNER.
Auto-R	eload Mode
	nmable Clock-Output
Registe	rsX
DIAT.	WAN. TOOK COME LAND MAN. TOOK CO.
V /	Timer
	og Programming
Watchd	og Timer During Power-down Mode and Idle
Programm	able Counter Array (PCA)
PCA Tir	ner
	odules
	errupt
	pture Mode
	oftware Timer Mode
	eed Output Mode
	/idth Modulator Mode
	atchdog Timer
PCA Re	gisters 勝 特 力 材 料 886-3-5753170
	胜特力电子(上海) 86-21-54151736



WWW.100



	Analog-to-Digital Converter (ADC)	86
	Features	86
	ADC Port 1 I/O Functions	86
	CVAREF	86
	ADC Converter Operation	88
	Voltage Conversion	88
	Clock Selection	88
	ADC Standby Mode	89
	IT ADC Management	89
	Routines examples	89
	Registers	91
	WW. 100Y.CO. M.TW	
J	Interrupt System	93
	Introduction	93
	Registers	95
ı	Electrical Characteristics	101
	Absolute Maximum Ratings*	<u>M</u> 101
	DC Parameters for Standard Voltage	101
	DC Parameters for A/D Converter	
	AC Parameters	104
1	Ordering Information	114
V	Package Drawings	115
	VQFP44	
	PLCC44	116
	Datasheet Change Log for A/T89C51AC2	117
	Changes from 4127D - 02/03 to 4127E - 01/05	
	Changes from 4127E - 01/05 to 4127F - 03/05	117
	Table of Contents	

WWW.100Y.COM.

COM.TW

NWW.100Y.COM.TW

oy.COM.TW

iii



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555

Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

longs

Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2005. All rights reserved. Atmel[®] and combinations thereof are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

