CD4001 BC/CD4011 BC Quad 2-Input NOR Buffered

ω

Series

Gate •

Quad

2-Input NAND Buffered B

**Series Gate** 

# WWW.100Y.COM AIRCHIL

WWW.100Y.COM.

SEMICONDUCTORIN

# CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate • **Quad 2-Input NAND Buffered B Series Gate**

## **General Description**

**Features** 

■ Low power TTL:

temperature range

■ 5V–10V–15V parametric ratings

Symmetrical output characteristics

■ Maximum input leakage 1 µA at 15V over full

The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. They have equal source and sink current capabilities and conform to standard B series output drive. The devices also have buffered outputs which improve transfer characteristics by providing very high gain.


All inputs are protected against static discharge with diodes to  $V_{DD}$  and  $V_{SS}$ .

# **Ordering Code:**

Baakaga Numbar	Backage Description	f
Fackage Nulliber	Fackage Description	2
M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow	
M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	0
N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	<u>s</u> 1
M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow	C
N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	Ń
	M14D N14A M14A	M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow   M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide   N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide   M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagrams**





© 2002 Fairchild Semiconductor Corporation DS005939 October 1987 Revised March 2002


Fan out of 2 driving 74L compatibility: or 1 driving 74LS

# CD4001BC/CD4011BC


WWW.10











CD4001BC

VDD

Ţ

WW.100Y.COM

WWW.100Y.COM

 $1/_4$  of device shown  $\mathsf{J}=\overline{\mathsf{A}\bullet\mathsf{B}}$ Logical "1" = HIGH Logical "0" = LOW All inputs protected by standard WWW.100Y.COM.TW CMOS protection circuit.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# WWW.100Y.COM.TW WWW.100Y.COM.TW Absolute Maximum Ratings(Note 1)

### (Note 2)

Voltage at any Pin Power Dissipation (P<sub>D</sub>) Dual-In-Line Small Outline V<sub>DD</sub> Range Storage Temperature (T<sub>S</sub>) Lead Temperature (TL) (Soldering, 10 seconds)

700 mW 500 mW -0.5 V<sub>DC</sub> to +18 V<sub>DC</sub> -65°C to +150°C

–0.5V to V<sub>DD</sub> +0.5V

WWW.100Y.COM.TW

260°C

### **Recommended Operating** Conditions

Operating Range (VDD)

Operating Temperature Range CD4001BC, CD4011BC

-55°C to +125°C

3 V<sub>DC</sub> to 15 V<sub>DC</sub>

CD4001 BC/CD4011BC

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions for actual device operation.

Note 2: All voltages measured with respect to  $\mathsf{V}_{\mathsf{SS}}$  unless otherwise specified.

# DC Electrical Characteristics (Note 2)


Symbol	Parameter	Conditions	-55°C			+25°C			+125°C	
			Min	Max	Min	Тур	Max	Min	Max	Units
IDD	Quiescent Device	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$	100	0.25	-11	0.004	0.25	A4	7.5	10 ×
	Current	$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$	.10	0.5	DAT.	0.005	0.50	-XIN	15	μA
	01.00	$V_{DD}$ = 15V, $V_{IN}$ = $V_{DD}$ or $V_{SS}$	×٦ ١٥٩	1.0	A	0.006	1.0		30	
Vol	LOW Level	$V_{DD} = 5V$		0.05		0	0.05		0.05	
	Output Voltage	$V_{DD} = 10V \qquad  I_O  < 1 \ \mu A$	-x11	0.05	A	0	0.05		0.05	V
	N.COm	V <sub>DD</sub> = 15V	N	0.05	COF	0	0.05		0.05	
Voh	HIGH Level	$V_{DD} = 5V$	4.95	100	4.95	5	-1	4.95		N Y
	Output Voltage	$V_{DD} = 10V$ $ I_0  < 1 \mu A$	9.95	100	9.95	10		9.95	N.	V
	N.100 CC	$V_{DD} = 15V$	14.95	.100	14.95	15		14.95		
VIL	LOW Level	$V_{DD} = 5V, V_{O} = 4.5V$		1.5	1.2.	2	1.5		1.5	
	Input Voltage	$V_{DD} = 10V, V_{O} = 9.0V$	ALL N	3.0	~1 C	4	3.0		3.0	V
	1001.0	$V_{DD} = 15V, V_{O} = 13.5V$		4.0	07	6	4.0		4.0	
VIH	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V$	3.5		3.5	3	17	3.5	1	111
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V$	7.0	-TNI	7.0	6	1.1	7.0		V
	$V_{DD} = 15V, V_O = 1.5V$ 11.0		11.0	9		11.0				
I <sub>OL</sub>	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.64	N IN	0.51	0.88	)Nr.	0.36		
	Current	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 1.5V$	4.2	-TV	3.4	8.8	ON.	2.4		
I <sub>OH</sub>	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64		-0.51	-0.88		-0.36		
	Current	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6	VIX	-1.3	-2.25	CON	-0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	-8.8	~ ~ ~ ~	-2.4		
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.10		-10 <sup>-5</sup>	-0.10		-1.0	μA
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 <sup>-5</sup>	0.10	Nr	1.0	μΛ

# AC Electrical Characteristics (Note 4)


	<b>lectrical Characteristi</b> C: $T_A = 25^{\circ}C$ , Input t <sub>f</sub> : $t_f = 20$ ns. $C_1 = 20$		e coefficient is 0.3%	°C ONL	
Symbol	Parameter	Conditions	Тур	Max	Units
t <sub>PHL</sub>	Propagation Delay Time,	$V_{DD} = 5V$	120	250	N.
	HIGH-to-LOW Level	$V_{DD} = 10V$	50	100	ns
	WWW.	$V_{DD} = 15V$	35	70	VT.
t <sub>PLH</sub>	Propagation Delay Time,	$V_{DD} = 5V$	110	250	Nr.
	LOW-to-HIGH Level	$V_{DD} = 10V$	50	100	ns
	.10	V <sub>DD</sub> = 15V 35	70		
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$	90	200	
	WW.L	$V_{DD} = 10V$	50	100	ns
	NI	$V_{DD} = 15V$	40	80	
C <sub>IN</sub>	Average Input Capacitance	Any Input	5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacity	Any Gate	14		pF


				胜特力电子(深 Http://ww	
AC	Electrical Character	istics (Note 5)	NW.100	Y.COM.	WT.
CD40		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200k. Typical Temperature	e Coefficient is 0.3	%/°C.	Units
t <sub>PHL</sub>	Propagation Delay,	$V_{DD} = 5V$	120	250	
	HIGH-to-LOW Level	$V_{DD} = 10V$	50	100	ns
	WWW WWW	V <sub>DD</sub> = 15V	35	70	
t <sub>PLH</sub>	Propagation Delay,	$V_{DD} = 5V$	85	250	OW
9	LOW-to-HIGH Level	$V_{DD} = 10V$	40	100	ns
c0	M. L	V <sub>DD</sub> = 15V	30	70	COAR
t <sub>THL</sub> , t <sub>1</sub>	TLH Transition Time	$V_{DD} = 5V$	90	200	
TC	Mrs. No.	$V_{DD} = 10V$	50	100	ns
		V <sub>DD</sub> = 15V	40	80	- c0
		vDD = 13 v			
CIN	Average Input Capacitance	Any Input	5	7.5	pF


# **Typical Performance Characteristics**




4









6

# 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

