TEXAS INSTRUMENTS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CD4013B Types

Data sheet acquired from Harris Semiconductor

CMOS Dual 'D'-Type Flip-Flop

High-Voltage Types (20-Volt Rating)

■ CD40138 consists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and Q outputs. These devices can be used for shift register applications, and, by connecting Q output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.


The CD4013B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Features:

- Set-Reset capability
- Static flip-flop operation retains state indefinitely with clock level either "high" or "low"
- Medium-speed operation 16 MHz (typ.)
 clock toggle rate at 10V
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range;
 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range): 1 V at V_{DD}=5 V
 2 V at V_{DD}=10 V
 2.5 V at V_{DD}=15 V
- 5-V, 10-V; and 15-W parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

Registers, counters, control circuits






Fig. 1 — Typical output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS

At $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	MIN LI	UNITS		
WWW.	(V)	MIN.	MAX.	100	
Supply-Voltage Range (For T _A = Full Package Temperature Range)	N.1 0 0X.C	COM 3TW	18	M. N. 100	
Data Setup Time t _S	5	40		WW.I	
	10	20	N _	ns	
	15	15	[W -	MM	
Clock Pulse Width t _W	5	140	TIL	MM	
	10	60		ns	
	15	40	17.7.	NY .	
Clock Input Frequency fCL	5	1001	3.5	11111	
	10	dc	8	MHz	
	15	N.To.	12	<x< td=""></x<>	
Clock Rise or Fall Time t _r CL,* t _f CL	5	11.100	500	1	
	10	1007	30	μς	
	15	100	6		
Set or Reset Pulse Width	5	180	_		
	10	80	_	ns	
	15	50	_		

^{*}If more than one unit is cascaded in a parallel clocked operation, t_rCL should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.




Fig. 2 — Minimum output low (sink) current characteristics.




Fig. 3 — Typical output high (source) current characteristics.

CD4013B Types

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS			
	Vo	VIN	V _{DD}	1	1111	- 10	M.C	+25			W		
	(V)	(V)	(V)	55	-40	+85	+125	Min.	Тур.	Max.	< 1		
Quiescent Device Current		0,5	5	1	1	30	30	anl	0.02	. 1	μΑ		
	V.C	0,10	10	2	2	60	60		0.02	2			
	- 40	0,15	15	4	4	120	120	7 - 0	0.02	4			
IDD Max.	WA'C	0,20	20	20	20	600	600	J	0.04	20			
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	05 .010.	Ū	mA		
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	72N			
IOI Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	. o 2			
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-4			
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	/ Y.			
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	A+ !			
IOH Min.	13.5	0,15	15	-4.2	4	-2.8	-2.4	-3.4	-6.8) - L			
Output Voitage:	WW.I	0,5	5	11.1	N 0.0	15	WW	N.30	0 C	0.05			
	- TV	0,10	10	0.05 0.05			1/1/1/2	0	0.05	M.T			
VOL Max.	MAT	0,15	15				-301	0	0.05				
Output Voltage:	WWW	0,5	5	COM	4.9)5	N	4.95	5		DM.		
High-Level,	TIN	0,10	10	9.95			9.95	10	7 =	OM.			
V _{OH} Min.		0,15	15	14.95			14.95	15	N.				
Input Low	0.5,4.5	_1 T N	5	1.5				$\sqrt{4}$ T_{i}	1.5	00N			
Voltage,	1,9	W.T.	10				471.	-, 1	3				
VIL Max.	1.5,13.5	~T\	15	4			-31	MZN.	4				
Input High	0.5,4.5	V '_	5	3.5			3.5	-41	<u> 100</u>				
Voltage,	1,9	01 - N	10	7			7 <	1.45	=0				
V _{IH} Min.	1.5,13.5	-	15				11	- TV	170				
Input Current, I _{IN} Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±105	±0.1	μА		




Fig. 7 - Logic diagram and truth table for CD4013B (one of two identical flip-flops).




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical propagation delay time vs. load capacitance (CLOCK or SET to Q,CLOCK or RESET to \(\overline{Q}\)).




Fig. 6 – Typical propagation delay time vs. load capacitance (SET to \overline{Q} or RESET to Q.




Fig. 8 — Typical maximum clock frequency vs. supply voltage.

CD4013B Types

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

 MAXIMUM RATINGS, Absolute-Maximum Values:

 DC SUPPLY-VOLTAGE RANGE, (V_{DD})

 Voltages referenced to V_{SS} Terminal)
 -0.5V to +20V

 INPUT VOLTAGE RANGE, ALL INPUTS
 -0.5V to V_{DD} +0.5V

 DC INPUT CURRENT, ANY ONE INPUT
 $\pm 10mA$

 POWER DISSIPATION PER PACKAGE (PD):

 FORTA = -55°C to +100°C
 500mW

 FORTA = +100°C to +125°C
 Derate Linearity at 12mW/°C to 200mW

 DEVICE DISSIPATION PER OUTPUT TRANSISTOR

 FORTA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
 100mW

 OPERATURE PRANGE (Tab)
 -55°C to +125°C

 STORAGE TEMPERATURE RANGE (Tab)
 -65°C to +125°C

 STORAGE TEMPERATURE RANGE (Tab)
 -65°C to +150°C

 LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s max

DYNAMIC ELECTRICAL CHARACTERISTICS




Fig. 9 — Typical power dissipation vs. frequency.

TEST CIRCUITS

V_{DD} V_{DD} INPUTS V_{SS} 92CS- 2740/81

Fig. 10 - Quiescent device current.

At $T_A = 25^{\circ}$ C; Input $t_r, t_t = 20 \text{ ns}$, $C_L = 50 \text{ pF}$, $R_L = 20 \text{ k}\Omega$ TEST CONDITIONS LIMITS CHARACTERISTIC UNITS V_{DD} (V) MIN. TYP. MAX. Propagation Delay Time: 300 5 150 Clock to Q or Q Outputs 10 130 65 ns t_{PHL}, t_{PLH} 15 45 90

150

300

5

Set to Q or Reset to Q tPHL 10 85 170 ns 60 120 15 5 100 200 Transition Time type, type 10 50 100 ns 15 40 80 5 3.5

Maximum Clock Input Frequency# fcL 10 16 8 MHz 15 12 24 5 70 140 Minimum Clock Pulse Width 10 30 60 ns 15 20 40 Minimum Set or Reset Pulse 5 90 180 Width tw 10 40 80 ns 25 50 15 5 20 40 Minimum Data Setup Time ts 10 20 10 ns 7 15 15 5 2 5

10

15

5

10

15

Any Input

INPUTS

VIH

NOTE:
TEST ANY ONE INPUT,
WITH OTHER HEUTS AT

VOD OR VSS

Fig. 11 - Input voltage.




Fig. 12 - Input current.

Input Capacitance CIN

Minimum Data Hold Time to

Clock Input Rise or Fall Time

trCL, trCL

2

2

5

5

500

30

6

7.5


ns

μs

[#]Input $t_r, t_f = 5 \text{ ns.}$

WWW.100Y.COM.TW W.100Y.COM.TW CD4013B Types

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



TERMINAL ASSIGNMENT





Fig. 13—Dynamic power dissipation test circuit.

DIMENSIONS AND PAD LAYOUT FOR CD4013BH



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) inch).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

IMPORTANT NOTICE

WWW.100Y.COM.T WWW.100Y.COM Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

> TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

> CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

> In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

> TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Ti's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

WWW.100Y.COM.T WWW.100Y.COW.T Copyright © 1998, Texas Instruments Incorporated