

Data sheet acquired from Harris Semiconductor SCHS028

# CMOS Presettable Divide-By-'N' Counter

High-Voltage Types (20-Volt Rating)

■ CD4018B types consist of 5 Johnson-Counter stages, buffered Q outputs from each stage, and counter preset control gating. CLOCK, RESET, DATA, PRESET ENABLE, and 5 individual JAM inputs are provided. Divide by 10, 8, 6, 4, or 2 counter configurations can be implemented by feeding the  $\overline{Q}5$ ,  $\overline{Q}4$ ,  $\overline{Q}3$ ,  $\overline{Q}2$ ,  $\overline{Q}1$  signals, respectively, back to the DATA input. Divide-by-9, 7, 5; or 3 counter configurations can be implemented by the use of a CD4011B to gate the feedback connection to the DATA input. Divide-by functions greater than 10 can be achieved by use of multiple CD4018B units. The counter is advanced one count at the positive clocksignal transition. Schmitt Trigger action on the clock line permits unlimited clock rise and fall times. A high RESET signal clears the counter to an all-zero condition. A high PRESET-ENABLE signal allows information on the JAM inputs to preset the counter. Anti-lock gating is provided to assure the proper counting sequence.

The CD4018B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).


# CD4018B Types

#### Features:

- Medium speed operation. 10 MHz (typ.) at  $V_{DD} - V_{SS} = 10 V$
- Fully static operation
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at V<sub>DD</sub> = 5 V 2 V at V<sub>DD</sub> = 10 V 2.5 V at V<sub>DD</sub> = 15 V


■ Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'



### Applications:

- Fixed and programmable divide-by-10, 9, 8, 7, 6, 5, 4, 3, 2 counters
- Fixed and programmable counters greater than 10
- Programmable decade counters
- Divide-by-"N" counters/frequency synthesizers
- Frequency division
- Counter control/timers

#### **TERMINAL DIAGRAM** Top View



特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to V<sub>SS</sub> Terminal) ...... INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5V to V<sub>DD</sub> +0.5V DC INPUT CURRENT, ANY ONE INPUT POWER DISSIPATION PER PACKAGE (PD): For  $T_A = -55^{\circ}C$  to  $+100^{\circ}C$  ..... For T<sub>A</sub> = +100°C to +125°C...... Derate Linearity at 12mW/°C to 200mW **DEVICE DISSIPATION PER OUTPUT TRANSISTOR** OPERATING-TEMPERATURE RANGE (Ta).....-55°C to +125°C STORAGE TEMPERATURE RANGE (Tstq).....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):  VWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# RECOMMENDED OPERATING CONDITIONS at TA = 25°C, Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC		V <sub>DD</sub>	Min.	Max.	UNITS
Supply Voltage Range (at T <sub>A</sub> = F Temperature Range)	uli Package-	1	3	18	COM
Clock Input Frequency,	ov com TW	5 10 15	MIN.	3 7 8.5	MHz
Clock Pulse Width,	10/tw CONT.	10 15	160 70 50	M.A.7.	ns
Clock Rise & Fall Time,	t <sub>r</sub> CL,t <sub>f</sub> CL	5 10 15	Unlir	μς	
Data Input Set-Up Time,	w ts 100 y.C	5 10 15	40 12 16	4	ns
Data Input Hold Time,	MAN TOOX	5 10 15	140 80 60	-W	ns
Preset or Reset Pulse Width,	WWW.100	5 10 15	160 70 50	_ _	ns
Preset or Reset Removal Time	MMN.T	5 10 15	160 60 40	- N -	ns




Fig. 1 — Logic diagram.





Fig. 2 - Detail of a typical stage.

# CD4018B Types

STATIC ELECTRICAL CHARACTERISTICS

TERISTIC V <sub>O</sub>	CON	NDITIONS		LIMITS AT INDICATED TEMPERATURES (°C)							N L T
	V <sub>O</sub>	VIN (V)	V <sub>DD</sub>	-55	-40	+85	+125	Min.	+25 Typ.	Max.	S
Quiescent Device Current, IDD Max.	-0M	0,5	5	5	5	150	150	7	0.04	5	77
	_	0,10	10	10	10	300	300	-2A.	0.04	10	1
	V.CO	0,15	15	20	20	600	600		0.04	20	μΑ
	₹-CC	0,20	20	100	100	3000	3000	$10^{M}$	0.08	100	
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	1 -	Н
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	47	
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	r <u>ā</u> V	m/
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-50	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
	13.5	0,15	15	-4.2	4	-2.8	-2.4	-3.4	-6.8	V÷J.	N
Output Voltage:	1 74.	0,5	5		N 0	.05		00	0	0.05	W
Low-Level,	WHY.	0,10	10	0.05 0.05				V-2	0	0.05	4 11 1
VOL Max.	-TIN	0,15	15					VI.In	0	0.05	
Output	N T	0,5	5	4.95				4.95	<b>5</b>	a=1	
Voltage: High-Level,	1411	0,10	10	9.95				9.95	10		
V <sub>OH</sub> Min.	701	0,15	15	14.95				14.95	15	CC	
Indust I am	0.5,4.5	741.	5	1.5						1.5	0
Input Low Voltage V <sub>IL</sub> Max.	1,9	-R(X)	10						W.TD	3	Lo
	1.5,13.5	11	15	1				17	-31-1	04	v
Input High Voltage, V <sub>IH</sub> Min.	0.5,4.5	141	5	ony.C	JOH :	3.5		3.5	/ · · ·	083	.C
	1,9	-700	10		7				$M_{\overline{M}}$ .	= 0	7.
	1.5,13.5	<u> </u>	15	100 -	c01	11		11	-01T	700	
Input Current I <sub>IN</sub> Max.		0,18	18	±0.1	±0.1	. ±1	±1	-	±10 <sup>-5</sup>	±0.1	μΑ



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Fig. 3 — Typical output low (sink) current characteristics.




Fig. 4 — Minimum output low (sink) current characteristics.




Fig. 5 — Typical output high (source) current characteristics.




Fig. 6 - Minimum output high (source) current characteristics.




Fig. / — Typical transition time as a function of load capacitance.




Fig. 8 — Typical propagation delay time as a function of load capacitance (CLOCK to Q).

# CD4018B Types

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# DYNAMIC ELECTRICAL CHARATERISTICS at T $_A$ = 25°C, Input $t_r,t_f$ = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 k $\Omega$

CHARACTERISTIC	TEST CONDITIONS		-1 CC	UNITS		
1100Y. W.TY	1	V <sub>DD</sub> (V)	Min.	Тур.	Max.	
CLOCKED OPERATION		NN	001.		IM	1
Bronnesia- Dalay Time	N .W.	5	onY.	200	400	ns
Propagation Delay Time;  tpLH, tpHL		10	70-	90	180	
		15	190	65	130	1
<b>T</b> INN <b>T</b>	J.M.	5	. <del></del> 00	100	200	
Transition Time;		10	W-Z	50	100	ns ns
tthL,ttlH	$v_{I,I,I,I}$	15	11. Fr	40	80	
Maximum Clark Insut	WT	5	3	6		
Maximum Clock Input Frequency, f <sub>CL</sub>	Mr.	10	7	14		MHz
	$0_{M,I}$	15	8.5	17	CON	
Minimum Clock Pulse Width,	OMITY	5		80	160	ns
		10	W.	35	70	
	COM	15	-TV	25	50	
W 1003	COM	5	111111111111111111111111111111111111111			DATE
Clock Rise & Fall Time;	Y.C.	10 .	W.	μs		
t <sub>r</sub> CL,t <sub>f</sub> CL	M.COM,	15	1	Car		
A4:	00X.CO	5	- 1	20	40	ns
Minimum Data Input Set-Up		10	-	6	12	
Time. t <sub>S</sub>		15	-	3	6	
Minimum Data Input Hold Time, t <sub>H</sub>	100X.C	5	_	70	140	ns
		10	-	40	80	
		15		30	60	
Average Input Capacitance, C	Any Input		<b>N-</b>	5	7.5	pF
PRESET* OR RESET OPERA	<b>LION</b>	COM	CIN		WWW	
Propagation Delay Time;	MM:10	5	. <del></del>	275	550	ns
Preset or Reset to Q		10	32	125	250	
tPLH, tPHL		. 15	TV	90	180	
Minimum Preset or Reset Pulse Width, tw	MMM.	5		80	160	ns
		10	$N\overline{r}$ .	35	70	
		10/15	747.7	25	50	
Minimum Preset or Reset	MM	5	- A	80	160	ns
Removal Time		10	(G)	30	60	
		15	-1	20	40	

<sup>\*</sup> At PRESET ENABLE or JAM Inputs.




Fig. 12-Input voltage test circuit.

Fig. 13-Input current test circuit.




Fig. 9 — Typical propagation delay time as a function of load capacitance (RESET to Q).




Fig. 10 — Typical dynamic power dissipation as a function of clock input frequency.




Fig. 11 — Quiescent device current test circuit.






Fig. 14 - Dynamic power dissipation test circuit.

## ("DATA" INPUT TIED TO $\overline{\mathbb{Q}}_5$ FOR DECADE COUNTER CONFIGURATION)




CD4018B Types

Fig. 15 — Timing diagram.



Chip dimensions and pad layout for CD4018B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Fig. 16 — External connections for divide by 10, 9, 8, 7, 5, 4, 3, 2 operation.




Fig. 17 — Example of divide by 7.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

## **IMPORTANT NOTICE**

WWW.100Y.COM.T WWW.100Y.COM Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

> TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

> CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

> In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

> TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Ti's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

WWW.100Y.COM.T WWW.100Y.COW.T Copyright © 1998, Texas Instruments Incorporated