# (AS NSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS029C – Revised October 2003

# CMOS Quad **AND/OR Select Gate**

High-Voltage Types (20-Volt Rating)

CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single 2-input OR gate. Selection is accomplished by control bits Ka and Kb. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.

The CD4019B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

#### MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE BANGE (V--)


DC SUPPLI-VOLIAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	. Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Packag	e Types)
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch (1.59 $\pm 0.79$ mm) from case for 10s	max +265°C

#### Features:

- Medium-speed operation
  - ...  $t_{PHL} = t_{PLH} = 60 \text{ ns} (typ.) \text{ at } C_L = 50 \text{ pF}, V_{DD} = 10 \text{ V}$
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices'
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature 1 V at VDD = 5 V range) =

2 V at VDD = 10 V 2.5 V at VDD = 15 V





#### Applications:

- AND-OR select gating
- Shift-right/shift-left registers
- **True/complement selection**
- AND/OR/Exclusive-OR selection

TERM	INAL DI Top Vie		R	AM
	$\sim$		1	¥
B4		16		VDD
A3	2	15	<b></b>	-A4
83	3	- 14	È-	KÐ
A2	4	13	H	D4 = A4 Ka + B4 K
B2 -	5	12	÷	05-A3 Ka+ 83 Ki
AL :	6	-14	h	D2=A2Ko+B2K
BI	7	10	-	DI=AlKa+BIKb
Vss	8	9	H-	Ka

# **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD (V)	Min.	Max.	Unita
Supply:Voltage flange (For T <sub>A</sub> = Full Package Temperature Range)	1.0°	3	18	v

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw


Copyright © 2003, Texas Instruments Incorporated

#### Dn Bn Kb Ka ÂΠ 0 1 X X 1 1 1 0 0 0 0 1 X X X 1 0 0 0 1 0 0 Х 0 0 0 0 1 1 0 1 1 1 1 1 1 1 0 1 1 1 1 1 X = Don't Care

**TRUTH TABLE** 







9208 - 35272

3-62


Fig. 1-Logic diagram.


# CD4019B Types

# 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




CHARAC-	CONI	DITIO	NS	LI	LIMITS AT INDICATED TEMPERATURES (°C)							
TERISTIC	Vo	VIN	VDD	T.M.			191	+25			1	
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	S	
Quiescent		0,5	5	1	1	30	30	Ar.	0.02	01		
Device Current, I <sub>DD</sub>		0,10	10	2	2	60	60		0.02	2	μA	
		0,15	15	4	4	120	120	<u> </u>	0.02	4		
Max.		0,20	20	20	20	600	600	N <del>I</del>	0.04	20		
Output Low (Sink) Current I <sub>OL</sub> Min. Output High (Source) Current, I <sub>OH</sub> Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	d C	QΝ	
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		10	
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	07.		
	4.6 🔨	0,5 5 -0.64 -0.61 -0.4	-0.42	-0.36	-0.51	-1	002	mA				
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		1	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6			
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	1.70		
Output Voltage:	-	0,5	5	N 10	0	.05	_	0	0.05	<b>×</b>		
Low-Level,		0,10	10		0	.05	-	- AV	0.05			
VOL Max.		0,15	15	14.1	0	.05	-	0	0.05			
Output Voltage:	_	0,5	5	WIN	4	.95	4.95	5	NFV			
High-Level,	-	0,10	10		1009	.95	9.95	10				
V <sub>OH</sub> Min.	—	0,15	15		14	.95	14.95	15	$NZ_{i}$			
Input Low	0.5,4.5	_	5	WW	1	.5	On.	Pr-	_	1.5		
Voltage,	1,9	-	10		1.1	3	-0N		_	3	N	
VIL Max.	1.5,13.5	-	15	4				V.F.	-	4	]_	
Input High	0.5,4.5		5	3.5				3.5	_	_		
Voltage,	1,9	-	10	WW 7 DOY.CO				7		-	N	
V <sub>IH</sub> Min.	1.5,13.5	-	15		WW	11	N.C	0.11	N -			
Input Current <sup>1</sup> IN Max.	_	0,18	18	±0.1	±0.1	±1	0(±1		±10-5	±0.1	μΑ	







3


COMMERCIAL CMOS HIGH VOLTAGE ICS

















Fig. 6 — Typical transition time as a function of load capacitance.

#### 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

## CD4019B Types

WWW. Long.		N.	<u> .cor</u>	- 200 K32			
CHARACTERISTIC	TEST CONDITIO	TEST CONDITIONS			N.CO	UNITS	
	N.COM.T	V <sub>DD</sub> (V)	Min.	Тур.	Max.	DM.T	
Propagation Delay Time; <sup>t</sup> PLH <sup>, t</sup> PHL	COM	5	-	150	300	FON.	
	DY.COM	10	- 1	60	120	ns	
	Lov.Cor	15	- 1	50	100	.005	
W War	10 × CO	5		100	200	V.CO	
Transition Time;	1001.	10	. –	50	100	ns	
<sup>t</sup> THL <sup>, t</sup> TLH	100Y.C.	15	· - ·	40	80	$\mathbf{D}_{\mathbf{Y}}$	
Input Capacitance, C <sub>IN</sub>	All A and B Inputs	CONT	- 19	5	7.5	pF	
	K <sub>a</sub> and K <sub>b</sub> Inputs	I.COM		10	15	pF	

Vnn

vss

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}$ C, Input  $t_r$ ,  $t_f = 20$  ns,  $C_L = 50$  pF, R1 = 200 kΩ






Fig. 8 - Typical dynamic power dissipation as a function of input frequency.



19<sup>99</sup>-277 1977 -1



VDO




Fig. 9 - Dynamic power dissipation test circuit.

Fig. 10 - Quiescent device current test circuit.

Fig. 11 - Input voltage test circuit. Fig. 12 - Input current test circuit.






Fig. 13 - AND/OR select gating.




Fig. 14 - "Shift left/shift right" register.

# CD4019B Types

TYPICAL APPLICATIONS (CONT'D)

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

0;

0 <sub>02</sub>

9205-2988

(K)

COMPLEMENT SELECT

EQUIV. OR




Fig. 15 - AND/OR Exclusive-OR selector.

Fig. 16 - "True complement" selector.

OUT

OUT 3

Q

, 0 q1

CD40138

0;

<sup>0</sup> ā<sub>2</sub>

1


0 Q1

OR EQUIV.

OUT

CD40138

(K<sub>g</sub>) TRUE SELECT



0 A-8 A= B 'A+B

92CS-29888

0

Dimensions and pad layout for CD4019BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10 $^{-3}$  inch). WWW.100Y.COM



28-Feb-2005

### PACKAGING INFORMATION

WT.	DIP	N	40			110	
			16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
LINE C	DIP	J	16	.01	None	Call TI	Level-NC-NC-NC
LIVE C	DIP	J	16		None	Call TI	Level-NC-NC-NC
rive s	OIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
TIVE S	OIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
rive s	OIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
FIVE S	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
	SOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
TIVE TS	SOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
FIVE C	DIP	J	16	1	None	Call TI	Level-NC-NC-NC
	TIVE TS	TIVE TSSOP	TIVE TSSOP PW	TIVE TSSOP PW 16 TIVE TSSOP PW 16	TIVE TSSOP PW 16 90 TIVE TSSOP PW 16 2000	TIVESONS162000Pb-Free (RoHS)TIVETSSOPPW1690Pb-Free (RoHS)TIVETSSOPPW162000Pb-Free (RoHS)TIVETSSOPPW162000Pb-Free (RoHS)	TIVE SO NS 16 2000 Pb-Free (RoHS) CU NIPDAU   TIVE TSSOP PW 16 90 Pb-Free (RoHS) CU NIPDAU (RoHS)   TIVE TSSOP PW 16 2000 Pb-Free (RoHS) CU NIPDAU (RoHS)

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



J (R-GDIP-T\*\*)

14

14 LEADS SHOWN

# CERAMIC DUAL IN-LINE PACKAGE

18

0.300

(7,62)

BSC

0.960

(24, 38)

0.310

(7, 87)

0.220

(5, 59)

20

0.300

(7,62)

BSC

1.060

(26, 92)


0.300

(7, 62)

0.245

(6, 22)

PINS \*\* 14 16 DIM 0.300 0.300 Α (7,62) (7,62) BSC BSC 8 0.785 .840 B MAX (19, 94)(21, 34)B MIN С 0.300 0.300 С MAX (7, 62)(7, 62)0.245 0.245 C MIN 0.065 (1,65) (6, 22)(6, 22)0.045 (1,14) 0.060 (1,52) Α 0.015 (0,38)



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

N  $(R-PDIP-T^{**})$ 

PLASTIC DUAL-IN-LINE PACKAGE






- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- A Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\Delta$  The 20 pin end lead shoulder width is a vendor option, either half or full width.





D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.






**MECHANICAL DATA** 

### PLASTIC SMALL-OUTLINE PACKAGE

## NS (R-PDSO-G\*\*) **14-PINS SHOWN**

WWW.100Y.C



NOTES: All linear dimensions are in millimeters. Α.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15. WWW.100Y.C






# **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

## PW (R-PDSO-G\*\*) **14 PINS SHOWN**

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

