

October 1987 Revised April 2002

# CD4023BC Buffered Triple 3-Input NAND Gate

#### **General Description**

These triple gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. They have equal source and sink current capabilities and conform to standard B series output drive. The devices also have buffered outputs which improve transfer characteristics by providing very high gain. All inputs are protected against static discharge with diodes to  $V_{\rm DD}$  and  $V_{\rm SS}$ .

#### **Features**


- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V<sub>DD</sub> (typ)
- Low power TTL compatibility: fan out of 2 driving 74L or 1 driving 74LS
- 5V-10V-15V parametric ratings
- Symmetrical output characteristics
- Maximum input leakage 1 µA at 15V over full temperature range

#### **Ordering Code:**


Order Number	Package Number	Package Description				
CD4023BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
CD4023BCSJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
CD4023BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" tot he ordering code.

## **Connection Diagram**



### **Block Diagram**



- 1/3 Device Shown
- \*All Inputs Protected by Standard CMOS Input Protection Circuit

Http://www.100y.com.tw

#### Absolute Maximum Ratings(Note 1)

(Note 2)

DC Supply Voltage (V<sub>DD</sub>)  $-0.5\ V_{DC}$  to +18  $V_{DC}$ Input Voltage (V<sub>IN</sub>)  $-0.5 V_{DC}$  to  $V_{DD}+0.5 V_{DC}$ Storage Temp. Range (T<sub>S</sub>) -65°C to +150°C

Power Dissipation (P<sub>D</sub>)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

#### **Recommended Operating Conditions**

DC Supply Voltage (VDD) 5 V<sub>DC</sub> to 15 V<sub>DC</sub> Input Voltage (VIN) 0  $V_{DC}$  to  $V_{DD}$   $V_{DC}$ Operating Temperature Range (T<sub>A</sub>) -55°C to +125°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2:  $V_{SS} = 0V$  unless otherwise specified.

#### **DC Electrical Characteristics** (Note 3)

Symbol	Parameter	Conditions	–55°C		+25°C		+125°C		Units	
Symbol	Parameter	Conditions	Min	Тур	Min	Тур	Max	Min	Max	Units
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$	- ((	0.25	-1	0.004	0.25	WIN	7.5	-7 (
	CO	V <sub>DD</sub> = 10V	1.0	0.5	TW	0.005	0.5	44	15	μΑ
	COM	V <sub>DD</sub> = 15V	-7 (	1.0		0.006	1.0	KT W	30	~1
V <sub>OL</sub>	LOW Level Output Voltage	$V_{DD} = 5V$	0 7.	0.05	L.I.A.	0	0.05		0.05	70 >
	-1 CONT.	V <sub>DD</sub> = 10V	~ 1	0.05		<b>(</b> 0	0.05	WIX	0.05	V
	OY.	V <sub>DD</sub> = 15V	00  r.	0.05	N.T	0 0.05	0.05	$I_{\Omega\Omega}$		
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{DD} = 5V$	4.95	C	4.95	5		4.95	N. T.	. 0(
-311	100 J. W. J.	V <sub>DD</sub> = 10V	9.95		9.95	10		9.95	- TV	V
	1 ON CONT	V <sub>DD</sub> = 15V	14.95	V.U	14.95	15		14.95	14.	- 10
V <sub>IL</sub>	LOW Level Input Voltage	V <sub>DD</sub> =5V, V <sub>O</sub> =4.5V	1.70	1.5	OB;	2	1.5		1.5	14.5
	TOOY.CO	V <sub>DD</sub> =10V, V <sub>O</sub> =9.0V  I <sub>O</sub>  <1μA	- 10	3.0		4	3.0	4	3.0	V
	N.Ing. COM.	V <sub>DD</sub> =15V, V <sub>O</sub> =13.5V	11.77	4.0	$CO_Z$	6	4.0		4.0	M.
V <sub>IH</sub>	HIGH Level Input Voltage	V <sub>DD</sub> =5V, V <sub>O</sub> =0.5V	3.5	00 >	3.5	3		3.5	44	
	1M. 10 21 CON	V <sub>DD</sub> =10V, V <sub>O</sub> =1.0V  I <sub>O</sub>  <1μA	7.0	~ ~	7.0	6	VV	7.0	W	V
	1007.	V <sub>DD</sub> =15V, V <sub>O</sub> =1.5V	11.0	100	11.0	9	7.4.	11.0		-411
l <sub>OL</sub>	LOW Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88	TW	0.36	1	144
	(Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.6	1.70	1.3	2.2		0.90		mA
	M. M. C.	$V_{DD} = 15V, V_{O} = 1.5V$	4.2	- 41	3.4	8	TI	2.4		WA
I <sub>OH</sub>	HIGH Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64	11.7	-0.51	-0.88	13	-0.36		-31
	(Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6	-1	-1.3	-2.2	11.7	-0.90		mA
	TANN. LO	$V_{DD} = 15V, V_{O} = 13.5V$	-4.2	NN	-3.4	-8	MA	-2.4		<1
IN	Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V	44	-0.1	100	-10 <sup>-5</sup>	-0.1	7	-1.0	
		$V_{DD} = 15V, V_{IN} = 15V$	-	0.1		10 <sup>-5</sup>	0.1	-TX	1.0	μΑ

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

# WWW.100Y.COM.TW WWW.100Y.COM.TW AC Electrical Characteristics (Note 5)

WWW.100Y.COM.TW

aoy.COM.TW

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHL</sub>	Propagation Delay, HIGH-to-LOW Level	V <sub>DD</sub> = 5V		130	250	- 1 T
	11. V TXV.10	$V_{DD} = 10V$		60	100	ns
	TW WWW	V <sub>DD</sub> = 15V		40	70	- 7 1
t <sub>PLH</sub>	Propagation Delay, LOW-to-HIGH Level	$V_{DD} = 5V$	- 11	110	250	Oh
	TW WW	$V_{DD} = 10V$		50	100	ns
	Mr.	$V_{DD} = 15V$	***	35	70	$CO_{D}$
t <sub>THL</sub> ,	Transition Time	$V_{DD} = 5V$	4.4	90	200	a01
t <sub>TLH</sub>	$0_{N_T}$	$V_{DD} = 10V$	<b>1</b>	50	100	ns
	W.I.	$V_{DD} = 15V$		40	80	- 00
C <sub>IN</sub>	Average Input Capacitance	Any Input		5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacity (Note 6)	Any Gate		17	M.F.	pF

WWW.100Y.COM.TW Note 6: CPD determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics Application Note AN-90.

Http://www. 100y. com. tw

0.014-0.020 TYP

M14A (REV H)

(0.356 - 0.508)

0.008 (0.203) TYP

0.008 - 0.010 (0.203 - 0.254)

TYP ALL LEADS

0.004

(0.102) ALL LEAD TIPS

WWW.100Y

WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW Physical Dimensions inches (millimeters) unless otherwise noted 0.335 - 0.344 (8.509 - 8.738)11 10 A A WWW.100Y.COM.TW Ĥ WWW.100Y.COM. 0.228 - 0.244(5.791 - 6.198)LEAD NO. 1 . IDENT Ų 5 Å WWW.100Y.COM WWW.100Y.COM.TW 0.010 MAX (0.254) IOY.COM.TW WWW.10 .100Y.CON 0.150 - 0.157 (3.810 - 3.988)  $\frac{0.053 - 0.069}{(1.346 - 1.753)}$ 0.010 - 0.020(0.254 ~ 0.508) ×45°  $\frac{0.004 - 0.010}{(0.102 - 0.254)}$ 8° MAX TVP ¥ ALL LEADS



0.014

(0.356)

0.050

(1.270)


TYP


SEATING PLANE

0.016 - 0.050

(0.406 - 1.270) TYP ALL LEADS

Http://www. 100y. com. tw





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.