

October 1987 Revised January 1999

CD4030C Quad EXCLUSIVE-OR Gate

General Description

The CD4030C EXCLUSIVE-OR gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. All inputs are protected against static discharge with diodes to $\rm V_{DD}$ and $\rm V_{SS}$.

Features

■ Wide supply voltage range: 3.0V to 15V

■ Low power: 100 nW (typ.)
■ Medium speed operation:

 $t_{PHL} = t_{PLH} = 40$ ns (typ.) at $C_L = 15$ pF, 10V supply

■ High noise immunity 0.45 V_{CC} (typ.)

Applications

- Automotive
- · Data terminals
- Instrumentation
- Medical electronics
- Industrial controls
- Remote metering
- Computers


Ordering Code:

Order Number	Package Number	ber Package Description	
CD4030CSJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	-xxI.1
CD4030CN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	1

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP and SOP



Truth Table

	Α	В	J
W	0	0	0
-47	100	0	1
AN A	0	1.01	1
	11.10	1	0

1 = HIGH Level 0 = LOW Level

WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW ony.COM.TW WWW.1007.CC WWW.100Y.COM.TW CD4030C WWW.100Y.COM. **Logic Diagram** OM.TW $\overline{\mathsf{B}}$ VCC Vcc V.COM.TV .COM.TW • A WWW.100 y.co.A.1 + 3100Y.COM OUT Vcc W.100Y.COM WWW.100Y. WWW.100 B.COM.TW VW.100Y.C W Ā WWW.100Y.COM.TW B 2 NWW.100 WT.IV WWW.100Y.CO WWW.100Y.COM.TW

WWW.100Y.COM.TW WWW.100Y.COM.TW Absolute Maximum Ratings(Note 1)

Voltage at Any Pin (Note 2) V_{SS} -0.3V to V_{SS} +15.5V -40°C to +85°C **Operating Temperature Range** -65°C to +150°C Storage Temperature Range

WWW.100Y.COM.TW

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW Operating V_{DD} Range V_{SS} +3.0V to V_{SS} +15V

Lead Temperature (Soldering, 10 seconds)

260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions for actual device operation.

Note 2: This device should not be connected to circuits with power on because high transient voltages may cause permanent damage.


DC Electrical Characteristics

$I_{\Omega\Omega}$	-0M:1	TXI.	Limits							W.	701	
Symbol	Parameter	Conditions	-40°C			+25°C			+85°C	100	Units	
	COM		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	VIC
L 400	Quiescent Device	$V_{DD} = 5.0V$	-110	01.	5.0	I.V	0.05	5.0	14		70	μΑ
	Current	V _{DD} = 10V	M.r.		10	42.	0.1	10	- 1	W	140	μΑ
P _D	Quiescent Device	$V_{DD} = 5.0V$		00.3	25	·M	0.25	25	7	_1	350	μW
	Dissipation Package	$V_{DD} = 10V$	111.		100	7	1.0	100	-	WW	1,400	μW
V _{OL}	Output Voltage	$V_{DD} = 5.0V$	-TXX	700	0.05	OM	0	0.05			0.05	V
	LOW Level	V _{DD} = 10V	W. A.		0.05		0	0.05		W	0.05	V
V _{OH}	Output Voltage	$V_{DD} = 5.0V$	4.95	1.70		4.95	5.0	-s1	4.95		WIN	V
	HIGH Level	$V_{DD} = 10V$	9.95		007	9.95	10	W	9.95		4	V
V _{NL}	Noise Immunity	$V_{DD} = 5.0V$	1.5	11.5		1.5	2.25	-41	1.4		Win	V
	(All Inputs)	$V_{DD} = 10V$	3.0		100	3.0	4.5	1.11	2.9			V
V _{NH}	Noise Immunity	$V_{DD} = 5.0V$	1.4	NA		1.5	2.25		1.5		WIN	V
	(All Inputs)	$V_{DD} = 10V$	2.9		1 101	3.0	4.5	[, r ,	3.0		4.	V
I _D N	Output Drive Current	$V_{DD} = 5.0V$	0.35	MA	4	0.3	1.2	- 1	0.25		W	mA
	N-Channel (Note 3)	$V_{DD} = 10V$	0.7		$\sqrt{1}$	0.6	2.4	M.r	0.5			mA
I _D P	Output Drive Current	$V_{DD} = 5.0V$	-0.21	NA		-0.15	-0.6	- 16 1	-0.12			mA
	P-Channel (Note 3)	V _{DD} = 10 V	-0.45		IW.	-0.32	-1.3	$)_{Mr}.$	-0.25			mA
l ₁	Input Current	$V_I = 0V \text{ or } V_I = V_{DD}$		M		400	10	- 1	J.A.			pA

AC Electrical Characteristics (Note 4)


Symbol	Parameter	Conditions		Units		
			Min	Тур	Max	J Jimes
t _{PHL}	Propagation Delay Time	V _{DD} = 5.0V	100	100	300	ns
	W.100	V _{DD} = 10V	M.In.	40	150	ns
t _{PLH}	Propagation Delay Time	V _{DD} = 5.0V	710	100	300	ns
	W.100	V _{DD} = 10V	TOWN. I	40	150	ns
t _{THL}	Transition Time	V _{DD} = 5.0V	A 1 1	70	300	ns
	HIGH-to-LOW Level	V _{DD} = 10V	- NIWW.	40 150 100 300 40 150 70 300 25 150 80 300 30 150	ns	
t _{TLH}	Transition Time	V _{DD} = 5.0V	T XX	80	300	ns
	LOW-to-HIGH Level	V _{DD} = 10V	WWW	30	150	ns
Cı	Input Capacitance	$V_I = 0V \text{ or } V_I = V_{DD}$	- 411	5.0		pF


Http://www.100y.com.tw





Http://www. 100y. com. tw

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)









14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.